Flag fault-tolerant error correction with arbitrary distance codes by Chamberland, Christopher & Beverland, Michael E.
Flag fault-tolerant error correction with arbitrary dis-
tance codes
Christopher Chamberland1 and Michael E. Beverland2
1 Institute for Quantum Computing and Department of Physics and Astronomy, University of Waterloo, Waterloo, Ontario, N2L 3G1, Canada
2 Station Q Quantum Architectures and Computation Group, Microsoft Research Redmond, WA 98052, USA
February 2, 2018
In this paper we introduce a general fault-
tolerant quantum error correction protocol us-
ing flag circuits for measuring stabilizers of ar-
bitrary distance codes. In addition to extend-
ing flag error correction beyond distance-three
codes for the first time, our protocol also ap-
plies to a broader class of distance-three codes
than was previously known. Flag circuits use ex-
tra ancilla qubits to signal when errors resulting
from v faults in the circuit have weight greater
than v. The flag error correction protocol is ap-
plicable to stabilizer codes of arbitrary distance
which satisfy a set of conditions and uses fewer
qubits than other schemes such as Shor, Steane
and Knill error correction. We give examples
of infinite code families which satisfy these con-
ditions and analyze the behaviour of distance-
three and -five examples numerically. Requir-
ing fewer resources than Shor error correction,
flag error correction could potentially be used in
low-overhead fault-tolerant error correction pro-
tocols using low density parity check quantum
codes of large code length.
1 Introduction and formalism
Scalable quantum computers are expected to require
some form of error correction (EC) to function reliably.
Unfortunately, no practical model for a self-correcting
quantum memory has been proposed to date, despite
considerable effort [1]. The models that come closest
to this goal involve topological protection in the pres-
ence of physically imposed symmetries [2, 3], but even
these are not expected to reduce error rates sufficiently
for large computations. Therefore active protocols that
require measuring the check operators of an error cor-
recting code are probably necessary to realize scalable
quantum computing.
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There are three general approaches of fault-tolerant
error correction (FTEC) applicable to a wide range of
stabilizer codes due to Shor [4], Steane [5], and Knill
[6]. There are also a number of promising code-specific
FTEC schemes, most notably the surface code with a
minimum weight matching error correction scheme [7–
9]. This approach gives the best fault-tolerant thresh-
olds to date and only requires geometrically local mea-
surements. A high threshold [4, 10–12] implies that
relatively imperfect hardware could be used to reliably
implement long quantum computations. Despite this,
the hardware and overhead requirements for the sur-
face code are sufficiently demanding that it remains ex-
tremely challenging to implement in the lab.
Fortunately, there are reasons to believe that there
could be better alternatives to the surface code. For ex-
ample, dramatically improved thresholds could be pos-
sible using concatenated codes if they enjoyed the same
level of optimization as the surface code has in recent
years [13, 14]. Another enticing alternative is to find
and use efficiently-decodable low density parity check
(LDPC) codes with high rate [15–17] in a low-overhead
FTEC protocol [18]. For these and other reasons, it is
important to have general FTEC schemes applicable to
a wide range of codes and to develop new schemes.
Shor EC can be applied to any stabilizer code, but
typically requires more syndrome measurement repe-
titions than Steane and Knill EC. Furthermore, all
weight-w stabilizer generators are measured sequen-
tially using w-qubit verified cat states. On the other
hand, Steane EC has higher thresholds than Shor EC
and has the advantage that all Clifford gates are applied
transversally during the protocol. However, Steane EC
is only applicable to CSS [5, 19] codes and uses a verified
logical |+〉 state encoded in the same code to simulta-
neously obtain all X-type syndromes, using transversal
measurement (similarly for Z). Knill EC can also be ap-
plied to any stabilizer code but requires two additional
ancilla code blocks (encoded in the same code that pro-
tects the data) prepared in a logical Bell state. The
Bell state teleports the encoded information to one of
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the ancilla code blocks and the extra information from
the transversal Bell measurement gives the error syn-
drome. Knill EC typically achieves higher thresholds
than Shor and Steane EC but often uses more qubits
[20, 21]. It is noteworthy that for large LDPC codes,
in which low weight generators are required be fault-
tolerantly measured, Shor EC is much more favourable
than Steane or Knill EC. Many improvements in these
schemes have been made. For examples, in [22], an-
cilla decoding was introduced to correct errors arising
during state preparation in Shor and Steane EC rather
than simply rejecting all states which fail the verifica-
tion procedure.
In this work, we build on a number of recent pa-
pers [23–25] that demonstrate flag error correction for
particular distance-three and error detecting codes and
present a general protocol for arbitrary distance codes.
Flag error correction uses extra ancilla qubits to detect
potentially problematic high weight errors that arise
during the measurement of a stabilizer. We provide
a set of requirements for a stabilizer code (along with
the circuits used to measure the stabilizers) which, if
satisfied, can be used for flag error correction. We
are primarily concerned with extending the lifetime of
encoded information using fault-tolerant error correc-
tion and defer the study of implementing gates fault-
tolerantly to future work. Our approach can be ap-
plied to a broad class of codes (including but not lim-
ited to surface codes, color codes and quantum Reed-
Muller codes). Of the three general schemes described
above, flag EC has most in common with Shor EC. Fur-
ther, flag EC does not require verified state preparation,
and for all codes considered to date, requires fewer an-
cilla qubits. Lastly, we note that in order to satisfy
the fault-tolerant error correction definition presented
in Section 1.1, our protocol applied to distance-three
codes differs from [23].
We foresee a number of potential applications of these
results. Firstly we believe it is advantageous to have
new EC schemes with different properties that can be
used in various settings. Secondly, flag EC involves
small qubit overhead, hence possibly the schemes pre-
sented here and in other flag approaches [23–25] will
find applications in early qubit-limited experiments.
Thirdly, we expect the flag EC protocol presented here
could potentially be useful for LDPC codes as described
in [18].
In Sections 2.1 and 2.2 we provide important defini-
tions and introduce flag FTEC for distance-three and
-five codes. In Section 2.3 we apply the protocol to
two examples: the [[19, 1, 5]] and [[17, 1, 5]] color codes,
which importantly have a variety of different weight sta-
bilizers. The general flag FTEC protocol for arbitrary
distance codes is given in Section 3.1. A proof that
the general protocol satisfies the fault-tolerance crite-
ria is given in Appendix A. In Section 3.2 we provide
examples of codes that satisfy the conditions that we
required for flag FTEC. Flag circuit constructions for
measuring stabilizers of the codes in Section 3.2 are
given Section 3.3. We also provide a candidate circuit
construction for measuring arbitrary weight stabilizers
in Appendix C. In Section 4, we analyze numerically
a number of flag EC schemes and compare with other
FTEC schemes under various types of circuit level noise.
We find that flag EC schemes, which have large num-
bers of idle qubit locations, behave best in error models
in which idle qubit errors occur with a lower probabil-
ity than CNOT errors. The remainder of this section is
devoted to FTEC and noise model/simulation methods.
1.1 Fault-tolerant error correction
Throughout this paper, we assume a simple depolariz-
ing noise model in which idle qubits fail with probability
p˜ and all other circuit operations (gates, preparations
and measurements) fail with probability p, which re-
covers standard circuit noise when p˜ = p. A detailed
description is given in Section 1.2.
The weight of a Pauli operator E (wt(E)) is the num-
ber of qubits on which it has non-trivial support. We
first make some definitions,
Definition 1. Weight-t Pauli operators
Et = {E ∈ Pn|wt(E) ≤ t}, (1)
where Pn is the n-qubit Pauli group.
Definition 2. Stabilizer error correction
Given a stabilizer group S = 〈g1, · · · , gm〉, we define
the syndrome s(E) to be a bit string, with i’th bit equal
to zero if gi and E commute, and one otherwise. Let
Emin(s) be a minimal weight correction E where s(E) =
s. We say operators E and E′ are logically equivalent,
written as E ∼ E′, iff E′ ∝ gE for g ∈ S.
An error correction protocol typically consists of a se-
quence of basic operations to infer syndrome measure-
ments of a stabilizer code C, followed by the applica-
tion of a Pauli operator (either directly or through Pauli
frame tracking [22, 26, 27]) intended to correct errors in
the system. Roughly speaking, a given protocol is fault-
tolerant if for sufficiently weak noise, the effective noise
on the logical qubits is even weaker. More precisely, we
say that an error correction protocol is a t-FTEC if the
following is satisfied:
Definition 3. Fault-tolerant error correction
For t = b(d−1)/2c, an error correction protocol using
a distance-d stabilizer code C is t-fault-tolerant if the
following two conditions are satisfied:
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1. For an input codeword with error of weight s1, if
s2 faults occur during the protocol with s1 + s2 ≤
t, ideally decoding the output state gives the same
codeword as ideally decoding the input state.
2. For s faults during the protocol with s ≤ t, no mat-
ter how many errors are present in the input state,
the output state differs from a codeword by an error
of at most weight s.
Here ideally decoding is equivalent to performing
fault-free error correction. By codeword, we mean any
state |ψ〉 ∈ C such that g|ψ〉 = |ψ〉 ∀ g ∈ S where S is
the stabilizer group for the code C. Note that for the
second criteria in Definition 3, the output and input
codeword can differ by a logical operator.
The first criteria in Definition 3 ensures that cor-
rectable errors don’t spread to uncorrectable errors dur-
ing the error correction protocol. Note however that the
first condition alone isn’t sufficient. For instance, the
trivial protocol where no correction is ever applied at
the end of the EC round also satisfies the first condition,
but clearly is not fault-tolerant.
The second condition is not always checked for pro-
tocols in the literature, but it is important as it ensures
that errors do not accumulate uncontrollably in consec-
utive rounds of error correction (see [28] for a rigorous
proof and [29] for an analysis of the role of input errors
in an extended rectangle). To give further motivation
as to why the second condition is important, consider a
scenario with s faults introduced during each round of
error correction, and assume that t/n < s < (2t+ 1)/3
for some integer n (see Fig. 1). Consider an error cor-
rection protocol in which r input errors and s faults in
an EC block leads to an output state with at most r+s
errors1. Clearly condition 1 is satisfied.
With the above considerations, an input state E1|ψ¯〉
with wt(E1) ≤ s is taken to E2|ψ¯〉, with wt(E2) ≤ 2s by
one error correction round with s faults. After the jth
round, the state will be Ej |ψ¯〉 with the first condition
implying wt(Ej) ≤ j · s provided that j ≤ n. However,
when j > n, the requirement of the first condition is
no longer satisfied so we cannot use it to upper bound
wt(Ej). Now consider the same scenario but assum-
ing both conditions hold. The second condition implies
that after the first round, the input state E1|ψ¯〉 be-
comes E′2|φ¯〉 = E2|ψ¯〉, with wt(E′2) ≤ s, and where |φ¯〉
is a codeword. Therefore the codewords are related by:
|φ¯〉 = (E′†2 E2)|ψ¯〉, with logical operator (E
′†
2 E2) having
1This is the case for Shor, Steane and Knill EC with appro-
priately verified ancilla states. However the surface code does
not satisfy this due to hook errors but nonetheless still satisfies
condition 1 of Definition 3.
Figure 1: An example showing the first fault tolerance condition
alone in Definition 3 is not sufficient to imply a long lifetime.
We represent s faults occurring during a round of error correc-
tion with a vertical arrow, and a state a distance r from the
desired codeword with a horizontal arrow with r above. The
first condition alone allows errors to build up over time as in
the top figure, which would quickly lead to a failure. However
provided s < (2t+ 1)/3, both conditions together ensure that
errors in consecutive error correction rounds do not build up,
provided each error correction round introduces no more than
s faults, which could remain true for a long time.
weight at most 3s, since wt(E2) + wt(E′2) ≤ 3s. How-
ever, the minimum non-trivial logical operator of the
code has weight (2t+ 1) > 3s, implying that |ψ¯〉 = |φ¯〉,
and therefore that wt(E2) = wt(E′2) ≤ s. Hence, for
the jth round, wt(Ej) ≤ s for all j, i.e. the distance
from the codeword is not increased by consecutive error
correction rounds with s faults, provided s < (2t+1)/3.
1.2 Noise model and pseudo-threshold calcula-
tions
In Section 4, we perform a full circuit level noise analysis
of various error correction protocols. Unless otherwise
stated, we use the following depolarizing noise model:
1. With probability p, each two-qubit gate is followed
by a two-qubit Pauli error drawn uniformly and
independently from {I,X, Y, Z}⊗2 \ {I ⊗ I}.
2. With probability 2p3 , the preparation of the |0〉
state is replaced by |1〉 = X|0〉. Similarly, with
probability 2p3 , the preparation of the |+〉 state is
replaced by |−〉 = Z|+〉.
3. With probability 2p3 , any single qubit measurement
has its outcome flipped.
4. Lastly, with probability p˜, each resting qubit loca-
tion is followed by a Pauli error drawn uniformly
and independently from {X,Y, Z}.
Some error correction schemes that we analyze con-
tain a significant number of idle qubit locations. Con-
sequently, most schemes will be analyzed using three
ratios (p˜ = p, p˜ = p/10 and p˜ = p/100) to highlight the
impact of idle qubit locations on the logical failure rate.
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The two-qubit gates we consider are: CNOT,
XNOT= H1(CNOT)H1, and CZ= H2(CNOT)H2.
Logical failure rates are estimated using an N -run
Monte Carlo simulation. During a particular run, errors
are added at each location following the noise model de-
scribed above. Once the error locations are fixed, the
errors are propagated through a fault-tolerant error cor-
rection circuit and a recovery operation is applied. After
performing a correction, the output is ideally decoded
to verify if a logical fault occurred. For an error cor-
rection protocol implemented using a stabilizer code C
and a fixed value of p, we define the logical failure rate
p
(C)
L (p) = lim
N→∞
N
(C)
fail (p)
N
, (2)
where N
(C)
fail (p) is the number of times a logical X or
logical Z error occurred during the N rounds. In prac-
tice we take N sufficiently large to estimate p
(C)
L (p), and
provide error bars [30, 31].
In this paper we are concerned with evaluating the
performance of FTEC protocols (i.e. we do not consider
performing logical gates fault-tolerantly). We define the
pseudo-threshold of an error correction protocol to be
the value of p such that
p˜(p) = p(C)L (p). (3)
Note that it is important to have p˜ on the left of Eq. (3)
instead of p since we want an encoded qubit to have a
lower logical failure rate than an unencoded idle qubit.
From the above noise model, a resting qubit will fail
with probability p˜.
2 Flag error correction for small distance
codes
In this and the next section, we present a t-fault-tolerant
flag error correction protocol with distance-(2t + 1)
codes satisfying a certain condition. Our approach ex-
tends that introduced by Chao and Reichardt [23] for
distance three codes, which we first review using our
terminology in Section 2.1. In Section 2.2 we present
the protocol for distance five CSS codes which contains
most of the main ideas of the general case (which is
provided in Section 3). Lastly, in section Section 2.3 we
provide examples of how the protocol is applied to the
[[19, 1, 5]] and [[17, 1, 5]] color codes.
2.1 Definitions and Flag 1-FTEC with distance-
3 codes
In what follows, we use the term location to refer to
a gate, state preparation, measurement or idle qubit
(a)
(b)
(c)
Figure 2: Circuits for measuring the operator ZZZZ (can be
converted to any Pauli by single qubit Cliffords). (a) Non-fault-
tolerant circuit. A single fault IZ occurring on the third CNOT
(from the left) results in the error IIZZ on the data block. (b)
Flag version of Fig. 2a. An ancilla (flag) qubit prepared in |+〉
and two extra CNOT gates signals when a weight two data
error is caused by a single fault. Subsequent rounds of error
correction may identify which error occurred. Consider an IZ
error on the second CNOT, in the non-flag circuit this would
result in a weight two error, but in this case, this fault causes
the circuit to flag. (c) An alternative flag circuit with lower
depth than (b). All bad locations are illustrated in blue.
where a fault may occur. Note also that a two-qubit
Pauli error P1 ⊗P2 arising at a two-qubit gate location
counts as a single fault.
It is well known that with only a single measurement
ancilla, a single fault in a blue CNOT of the stabilizer
measurement circuit shown in Fig. 2a can result in a
multi-weight error on the data block. This could cause
a distance-3 code to fail, or more generally could cause
a distance-d code to fail due to fewer than (d − 1)/2
total faults. We therefore say the blue CNOTs are bad
according to the following definition:
Definition 4. Bad locations
A circuit location in which a single fault can result in
a Pauli error E on the data block with wt(E) ≥ 2 will
be referred to as a bad location.
As shown in Fig. 2b, the circuit can be modified by in-
cluding an additional ancilla (flag) qubit, and two extra
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CNOT gates. This modification leaves the bad loca-
tions and the fault-free action of the circuit unchanged.
However, any single fault leading to an error E with
wt(E) ≥ 2 will also cause the measurement outcome of
the flag qubit to flip [23]. The following definitions will
be useful:
Definition 5. Flags and measurements
Consider a circuit for measuring a stabilizer genera-
tor that includes at least one flag ancilla. The ancilla
used to infer the stabilizer outcome is referred to as the
measurement qubit. We say the circuit has flagged if
the eigenvalue of a flag qubit is measured as −1. If the
eigenvalue of a measurement qubit is measured as −1,
we will say that the measurement qubit flipped.
The purpose of flag qubits is to signal when high
weight data qubit errors result from few fault locations
during a stabilizer measurement. Two key definitions
are:
Definition 6. t-flag circuit
A circuit2 C(P ) which, when fault-free, implements a
projective measurement of a weight-w Pauli P without
flagging is a t-flag circuit if the following holds: For any
set of v faults at up to t locations in C(P ) resulting in
an error E with min(wt(E),wt(EP )) > v, the circuit
flags.
Note that a t-flag circuit for measuring a weight-t
stabilizer P is also a k-flag circuit for any k > t. In
Section 3.3 we give constructions for some t-flag circuits.
Definition 7. Flag error set
Let E(gi) be the set of all errors caused by one fault
which caused the circuit C(gi) to flag.
Note that the flag error set can contain the identity
as well as weight one errors.
Suppose all errors in a flag error set E(g) for a 1-
flag circuit C(g) have distinct syndromes. As C(g) is
a 1-flag circuit, a single fault that leads to an error
of weight greater than one will cause the circuit C(g)
to flag. Moreover, when a flag has occurred due to
at most one fault, a complete set of fault-free stabilizer
measurements will infer the resulting element of the flag
error set which has been applied to the data qubits.
In fact, one would only require distinct syndromes for
errors in the flag error set that are logically inequivalent,
as defined in Definition 2.
As an example, consider the 1-flag circuit in
Fig. 2b. A single fault at any of the blue CNOT
gates can lead to an error Eb with wt(Eb) ≤ 2
2To avoid confusing the notation of C(P ) that represents a
circuit and C that represents a code space, we always include the
measured Pauli in parenthesis unless clear from context.
on the data. The set E(Z⊗4) contains all er-
rors Eb which resulted from a fault at a blue
CNOT gate causing the circuit C(Z⊗4) of Fig. 2b to
flag, i.e., E(g) = {I, Zq3Zq4 , Xq2Zq3Zq4 , Zq1Xq2 , Zq4 ,
Xq3Zq4 , Yq3Zq4} with qubits q1 to q4.
With the above definitions, we can construct a fault-
tolerant flag error correction protocol for d = 3 stabi-
lizer codes satisfying the following condition.
Definition 8. Flag 1-FTEC condition:
Consider a stabilizer code S = 〈g1, g2, · · · , gr〉 and 1-
flag circuits {C(g1), C(g2), · · · , C(gr)}. For every gen-
erator gi, all pairs of elements E,E′ ∈ E(gi) satisfy
s(E) 6= s(E′) or E ∼ E′.
In other words, we require that any two errors that
arise when a circuit C(gi) flags due to a single fault must
be either distinguishable or logically equivalent. For
the following protocol to satisfy the FTEC conditions
in Definition 3, one can assume there is at most 1 fault.
If the Flag 1-FTEC condition is satisfied, the protocol
is implemented as follows:
Flag 1-FTEC Protocol:
Repeat the syndrome measurement using flag circuits
until one of the following is satisfied:
1. If the syndrome s is repeated twice in a row and
there were no flags, apply the correction Emin(s).
2. If there were no flags and the syndromes s1 and
s2 from two consecutive rounds differ, repeat
the syndrome measurement using non-flag cir-
cuits yielding syndrome s. Apply the correction
Emin(s).
3. If a circuit C(gi) flags, stop and repeat the syn-
drome measurement using non-flag circuits yield-
ing syndrome s. If there is an element E ∈ E(gi)
which satisfies s(E) = s, then apply E, otherwise
apply Emin(s).
A tree diagram for the flag 1-FTEC Protocol is illus-
trated in Fig. 3. We now outline the proof that the flag
1-FTEC protocol satisfies the fault-tolerance criteria of
Definition 3 (a more rigorous proof of the general case is
presented in Appendix A). To show that Flag 1-FTEC
Protocol satisfies the criteria of Definition 3, we can as-
sume there is at most one fault during the protocol. If
a single fault occurs in either the first or second round
leading to a flag, repeating the syndrome measurement
will correctly diagnose the error. If there are no flags
and a fault occurs which causes the syndromes in the
first two rounds to change, then the syndrome during
the third round will correctly diagnose the error. There
could also be a fault during either the first or second
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Figure 3: Tree diagram illustrating the possible paths of the
Flag 1-FTEC Protocol. Numbers enclosed in red circles at the
end of the edges indicate which step to implement in the Flag
1-FTEC Protocol. A dashed line is followed when any of the
1-flag circuits C(gi) flags. Solid squares indicate a syndrome
measurement using 1-flag circuits whereas rings indicate a de-
cision based on syndrome outcomes. Note that the syndrome
measurement is repeated at most three times.
(a)
(b)
Figure 4: (a) A representation of the Steane code where each
circle is a qubit, and there is an X- and a Z-type stabilizer gen-
erator for each face. Stabilizer cicuits are specified from that
in Fig. 2(a) after rotating the lattice such that the relevant
face is on the bottom left. (b) For g = Zq1Zq2Zq3Zq4 , the
flag error set is E(g) = {I, Zq3Zq4 , Xq2Zq3Zq4 , Zq1Xq2 , Zq4 ,
Xq3Zq4 , Xq3Zq3Zq4} which contains all errors arising from
a single fault that causes the stabilizer measurement circuit
C(g) to flag. Since the Steane code is a CSS code, the X
component of an error will be corrected independently allow-
ing us to consider the Z-part of the flag error set EZ(g) =
{I, Zq1 , Zq4 , Zq3Zq4}. As required, the elements of EZ(g) all
have distinct syndromes (with satisfied stabilizers represented
by a plus).
round that goes undetected. But since there were no
flags it cannot spread to an error of weight-2. In this
case applying a minimum weight correction based on the
measured syndrome of the second round will guarantee
that the output codeword differs from a valid codeword
by an error of weight at most one. Note that the above
argument applies irrespective of any errors on the input
state, hence the second criteria of Definition 3 is satis-
fied. It is worth pointing out that up to three repetitions
are required in order to guarantee that the second cri-
teria of Definition 3 is satisfied (unless the code has the
property that all states are at most a weight-one error
away from a valid codeword, as in [23]).
The Steane code is an example which satisfies the
Flag 1-FTEC condition with a simple choice of circuits.
To verify this, the representation of the Steane code
given in Fig. 4b is useful. There is an X- and a Z-
type stabilizer generator supported on the four qubits
of each of the three faces. First let us specify all six
stabilizer measurement circuits. The circuit that mea-
sures Zq1Zq2Zq3Zq4 is specified by taking qubits q1, q2,
q3, and q4 to be the four data qubits in descending or-
der in the 1-flag circuit in Fig. 2b. The other two Z-
stabilizer measurement circuits are obtained by first ro-
tating Fig. 4b by 120◦ and 240◦ and then using Fig. 2b.
The X-stabilizer circuit for each face is the same as
the Z-stabilizer circuit for that face, replacing CNOT
gates acting on data qubits by XNOT gates. The Z
component of the flag error set of the circuit in Fig. 2b
is EZ(Zq1Zq2Zq3Zq4) = {I, Zq1 , Zq4 , Zq3Zq4}. As can
be seen from Fig. 4b, each of these has a distinct syn-
drome, thus the measurement circuit for Zq1Zq2Zq3Zq4
satisfies the flag 1-FTEC condition, as do the remaining
five measurement circuits by symmetry.
2.2 Flag 2-FTEC with distance-5 codes
Before explicitly describing the conditions and protocol,
we discuss some of the complications that arise for codes
with d > 3.
For distance-5 codes, we must ensure that if two faults
occur during the error correction protocol, the output
state will differ from a codeword by an error of at most
weight-two. For instance, if two faults occur in a circuit
for measuring a stabilizer of weight greater than four,
the resulting error E on the data should satisfy wt(E) ≤
2 unless there is a flag. In other words, all stabilizer
generators should be measured using 2-flag circuits.
In another case, two faults could occur during the
measurement of different stabilizer generators gi and
gj . If two bad locations fail and are both flagged, and
assuming there are no more faults, the measured syn-
drome will correspond to the product of the error caused
in each circuit (which could have weight greater than
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two). Consequently, one should modify Definition 7 of
the flag error set to include these types of errors. One
then decodes based on the pair of errors that resulted in
the measured syndrome, provided logically inequivalent
errors have distinct syndromes.
Before stating the protocol, we extend some defini-
tions from Section 2.1.
Consider a stabilizer code S = 〈g1, g2, · · · , gr〉 and
t-flag circuits C(gi) for measuring the generator gi.
Definition 9. Flag error set
Let Em(gi1 , · · · , gik) be the set of all errors caused
by precisely m faults spread amongst the circuits
C(gi1), C(gi2), · · · , C(gik) which all flagged.
Note that there could be more than one fault in a
single circuit C(gik). Examples of flag error sets are
given in Table 1 where only contributions from Z errors
are included (since the considered code is a CSS code).
We also define a general t-fault correction set:
E˜mt (gi1 , · · · , gik , s) =

{E ∈ Em(gi1 , · · · , gik)× Et−m
such that s(E) = s}
{Emin(s)} if above set empty.
(4)
By E ∈ Em(gi1 , · · · , gik) × Et−m, we are considering
the set consisting of products between errors caused by
k flags and any error of weight t−m.
As will be seen below, the correction set will form a
critical part of the protocol by specifying the correction
applied based on the measured syndrome and flag out-
comes over multiple syndrome measurement rounds. In
the case where k t-flag circuits flagged caused by k ≤
m ≤ t faults, the correction applied to the data block
will correspond to an element of Em(gi1 , · · · , gik)×Et−m
if the measured syndrome corresponds to an element in
this set (there could also be t − m faults which did
not give rise to a flag). However in practice, there
could be more than t faults and so the measured syn-
drome may not be consistent with any element of the
set Em(gi1 , · · · , gik) × Et−m. In this case, and for the
error correction protocol to satisfy the second crite-
ria of Definition 3, the correction will correspond to
Emin(s). These features are all included in the set
E˜mt (gi1 , · · · , gik , s).
Definition 10. Flag 2-FTEC condition:
Consider a stabilizer code S = 〈g1, g2, · · · , gr〉 and 2-
flag circuits {C(g1), C(g2), · · · , C(gr)}. For any choice
of generators {gi, gj}:
1. E,E′ ∈ E2(gi, gj)⇒ s(E) 6= s(E′) or E ∼ E′,
2. E,E′ ∈ E2(gi) ∪ (E1(gi) × E1) ⇒ s(E) 6= s(E′) or
E ∼ E′.
In order to state the protocol, we define an update
rule given a sequence of syndrome measurements using
t-flag circuits for the counters3 ndiff and nsame as fol-
lows:
Flag 2-FTEC protocol – update rules:
Given a sequence of consecutive syndrome measure-
ment outcomes sk and sk+1:
1. If ndiff didn’t increase in the previous round, and
sk 6= sk+1, increase ndiff by one.
2. If a flag occurs, reset nsame to zero.
3. If sk = sk+1, increase nsame by one.
For the following protocol to satisfy Definition 3, one
can assume there are at most 2 faults. If the Flag
2-FTEC condition is satisfied, the protocol is imple-
mented as follows:
Flag 2-FTEC protocol – corrections:
Set ndiff = 0 and nsame = 0.
Repeat the syndrome measurement using flag circuits
until one of the following is satisfied:
1. The same syndrome s is repeated 3− ndiff times
in a row and there were no flags, apply the cor-
rection Emin(s).
2. There were no flags and ndiff = 2. Repeat
the syndrome measurement using non-flag cir-
cuits yielding syndrome s. Apply the correction
Emin(s).
3. Some set of two circuits C(gi) and C(gj) have
flagged. Repeat the syndrome measurement us-
ing non-flag circuits yielding syndrome s. Apply
any correction from the set E˜22(gi, gj , s).
4. Any circuit C(gi) has flagged and ndiff = 1. Re-
peat the syndrome measurement using non-flag
circuits yielding syndrome s. Apply any correc-
tion from the set E˜12(gi, s).
5. Any circuit C(gi) has flagged and ndiff = 0 and
nsame = 1. Use the measured syndrome s from
the last round. Apply any correction from the
set E˜12(gi, s) ∪ E˜22(gi, s).
Note that when computing the update rules, if a
3ndiff tracks the minimum number of faults that could have
caused the observed syndrome outcomes. For example, if the
sequence s1, s2, s1 was measured, ndiff would increase by one since
a single measurement fault could give rise to the given sequence
(for example, this could be caused by a single CNOT failure which
resulted in a data qubit and measurement error). However for the
sequence s1, s2, s1, s2, ndiff would increase by two.
Accepted in Quantum 2018-01-31, click title to verify 7
Figure 5: Tree diagram for the Flag 2-FTEC protocol. Numbers
encircled in red at the end of the edges indicate which step
to implement in the Flag 2-FTEC Protocol. A dashed line
is followed when any of the 2-flag circuits C(gi) flags. Solid
squares indicate a syndrome measurement using 2-flag circuits
whereas rings indicate a decision based on syndrome outcomes.
Edges with different colors indicate the current value of ndiff in
the protocol. Note that the protocol is repeated at most 6
times.
flag occurs during the j’th round of syndrome mea-
surements, the syndrome is not recorded for that round
since all stabilizers must be measured. Thus when com-
puting ndiff and nsame using consecutive syndromes sk
and sk+1, we are assuming that no flags occurred during
rounds k and k + 1.
In each case of the protocol, the correction sets cor-
respond to those data errors which could arise from up
to two faults which are consistent with the conditions
of the case. As the elements are logically equivalent (by
Eq. (4) and Definition 10), which element is applied is
unimportant.
The general protocol for codes of arbitrary distance
is given in Section 3.
2.3 Examples of flag 2-FTEC applied to d = 5
codes
In this section we give examples of the flag 2-FTEC
protocol applied to the 2-dimensional [[19, 1, 5]] and
[[17, 1, 5]] color codes, (see Figs. 6a and 6b). We first
find 2-flag circuits for all generators (weight-4 and -6 for
the 19-qubit code and weight-4 and -8 for the 17-qubit
code). We also show that the flag 2-FTEC condition is
satisfied for both codes.
For a 2-flag circuit, two faults leading to an error of
(a)
(b)
Figure 6: Graphical representation of (a) the 19-qubit 2D color
code and (b) the 17-qubit 2D color code. The X and Z stabi-
lizers of the code are symmetric, given by the vertices of each
plaquette. Both codes have distance-5.
Weight-4 measurement Weight-6 measurement
1-fault 2-faults 1-fault 2-faults
I,Z1 I,Z1,Z2 I,Z1,Z6 I,Z1,Z2
Z4 Z3,Z4 Z1Z2 Z3, Z4,Z5,Z6
Z3Z4 Z1Z2 Z5Z6 Z1Z2,Z1Z3
Z1Z4 Z4Z5Z6 Z1Z4,Z1Z5
Z2Z4 Z1Z6,Z2Z3
Z2Z6,Z3Z4
Z3Z6,Z4Z5
Z4Z6,Z5Z6
Z1Z2Z3,Z1Z5Z6
Z2Z5Z6,Z3Z4Z5
Z3Z4Z6,Z3Z5Z6
Z4Z5Z6
Table 1: Z part of the flag error set of Definition 9 for flag
circuits used to measure the stabilizers g1 = Z1Z2Z3Z4 and
g3 = Z1Z2Z3Z4Z5Z6 (we removed errors equivalent up to the
stabilizer being measured).
weight greater or equal to 3 (up to multiplication by
the stabilizer) must always cause at least one of the flag
qubits to flag. As shown in Section 3.3, a 2-flag circuit
satisfying these properties can always be constructed
using at most four flag qubits. We show 2-flag circuits
for measuring weight six and eight generators in Fig. 7.
In Section 3.2, it will be shown that the family of color
codes with a hexagonal lattice satisfy a sufficient condi-
tion which guarantees that the flag 2-FTEC condition
is satisfied. However, there are codes that do not sat-
isfy the sufficient condition but which nonetheless sat-
isfy the 2-Flag FTEC condition. For the 19-qubit and
17-qubit color codes, we verified that the flag 2-FTEC
condition was satisfied by enumerating all errors as one
would have to for a generic code. In particular, in the
case where the 2-flag circuits C(gi) and C(gj) flag, the
resulting errors belonging to the set E2(gi, gj) must be
logically equivalent or have distinct syndromes (which
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(a)
(b)
Figure 7: Illustration of 2-flag circuits for measuring (a) Z⊗6
requiring only two flag qubits and (b) Z⊗8 requiring only three
flag qubits. Flag qubits are prepared in the |+〉 state, and
measurement qubits in the |0〉 state.
we verified to be true). If a single circuit C(gi) flags,
there could either have been two faults in the circuit or a
single fault along with another error that did not cause
a flag. If the same syndrome is measured twice in a row
after a flag, then errors in the set E2(gi) ∪ (E1(gi)× E1)
must be logically equivalent or have distinct syndromes
(which we verified). If there is a flag but two different
syndromes are measured in a row, errors belonging to
the set E1(gi)× E1 must be logically equivalent or have
distinct syndromes (as was already checked). The flag
error sets (see Definition 9) for the 19-qubit code can
be obtained using the Pauli’s shown in Table 1.
Given that the flag 2-FTEC condition is satisfied, the
flag 2-FTEC protocol can be implemented following the
steps of Section 2.2 and the tree diagram illustrated in
Fig. 5.
3 Flag error correction protocol for ar-
bitrary distance codes
In this section we first provide the general flag t-FTEC
protocol in Section 3.1. In Section 3.2 we give a suffi-
cient condition for stabilizer codes that allow us to easily
prove that flag FTEC can be applied to a number of in-
finite code families. We show that the families of surface
codes, hexagonal lattice color codes and quantum Reed-
Muller codes satisfy the sufficient condition. Lastly, in
Section 3.3, we give general t-flag circuit constructions
which are applicable to the code families described in
Section 3.2.
We assume the reader is familiar with all previous
definitions. However, to make this section reasonably
self contained, we repeat some key definitions below.
Definition 6. t-flag ciruit A circuit C(P ) which, when
fault-free, implements a projective measurement of a
weight-w Pauli P without flagging is a t-flag circuit
if the following holds: For any set of v faults at up
to t locations in C(P ) resulting in an error E with
min(wt(E),wt(EP )) > v, the circuit flags.
Definition 9. Flag error set
Let Em(gi1 , · · · , gik) be the set of all errors caused
by precisely m faults spread amongst the circuits
C(gi1), C(gi2), · · · , C(gik) which all flagged.
We also remind the reader of the correction set
E˜mt (gi1 , · · · , gik , s) =

{E ∈ Em(gi1 , · · · , gik)× Et−m
such that s(E) = s}
{Emin(s)} if above set empty.
(5)
3.1 Conditions and protocol
In what follows we generalize the fault-tolerant error
correction protocol presented in Section 2.2 to stabilizer
codes of arbitrary distance.
Definition 11. Flag t-FTEC condition:
Consider a stabilizer code S = 〈g1, g2, · · · , gr〉 and
t-flag circuits {C(g1), C(g2), · · · , C(gr)}. For any set
of m stabilizer generators {gi1 , · · · , gim} such that
1 ≤ m ≤ t, every pair of elements E,E′ ∈⋃t−m
j=0 Et−j(gi1 , · · · , gim)×Ej either satisfy s(E) 6= s(E′)
or E ∼ E′.
The above conditions ensure that if there are at most
t = b(d−1)/2c faults, the protocol described below will
satisfy the fault-tolerance conditions of Definition 3.
In order to state the protocol, we define an update
rule given a sequence of syndrome measurements using
t-flag circuits for the counters ndiff and nsame as follows
(see also Section 2.2 and the associated footnote):
Flag t-FTEC protocol – update rules:
Given a sequence of consecutive syndrome measure-
ment outcomes sk and sk+1:
1. If ndiff didn’t increase in the previous round, and
sk 6= sk+1, increase ndiff by one.
2. If a flag occurs, reset nsame to zero.
3. If sk = sk+1, increase nsame by one.
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Flag t-FTEC protocol – corrections:
Set ndiff = 0 and nsame = 0.
Repeat the syndrome measurement using flag circuits
until one of the following is satisfied:
1. The same syndrome s is repeated t − ndiff + 1
times in a row and there are no flags, apply the
correction Emin(s).
2. There were no flags and ndiff = t. Repeat the
syndrome measurement using non-flag circuits
yielding the syndrome s. Apply the correction
Emin(s).
3. Some set of t circuits {C(gi1), · · · , C(git)} have
flagged. Repeat the syndrome measurement us-
ing non-flag circuits yielding syndrome s. Apply
any correction from the set E˜tt(gi1 , · · · , git , s).
4. Some set of m circuits {C(gi1), · · · , C(gim)} have
flagged with 1 ≤ m < t and ndiff = t −m. Re-
peat the syndrome measurement using non-flag
circuits yielding syndrome s. Apply any correc-
tion from the set E˜mt (gi1 , · · · , gim , s).
5. Some set of m circuits {C(gi1), · · · , C(gim)}
have flagged with 1 ≤ m < t; ndiff <
t − m and nsame = t − m − ndiff + 1.
Use the syndrome s obtained during the last
round and apply any correction from the set⋃t−m−ndiff
j=0 E˜
t−j−ndiff
t (gi1 , · · · , gim , s).
In each case of the protocol, the correction sets cor-
respond to those data errors which could arise from up
to t faults which are consistent with the conditions of
the case. As the elements are logically equivalent (by
Eq. (5) and Definition 11), which element is applied is
unimportant.
For the protocol to satisfy the fault-tolerance crite-
ria, the syndrome measurement needs to be repeated a
minimum of t+1 times. In the scenario where the most
syndrome measurement rounds are performed, t iden-
tical syndromes are obtained before a fault causes the
t+ 1’th syndrome to change (in which case ndiff would
increase by one). Afterwords, one measures the same
syndrome t−1 times in a row until another fault causes
the syndrome to change. This continues until all of the
t possible faults have been exhausted. At this stage,
ndiff = t so an extra syndrome measurement round will
be performed using non-flag circuits. Thus the maxi-
mum number of syndrome measurement rounds nmax is
given by
nmax =
t−1∑
j=0
(t− j) + t+ 1 = 12(t
2 + 3t+ 2). (6)
Note that a similar approach by repeating syndrome
measurements is used for Shor error correction [28, 32].
However, our scheme requires fewer syndrome measure-
ment repetitions than is often described for Shor error
correction and does not require the preparation and ver-
ification of a w-qubit cat state when measuring a stabi-
lizer of weight-w. 4
For codes that satisfy the flag t-FTEC condition, we
also show in Appendix B how to fault-tolerantly pre-
pare and measure logical states using the flag t-FTEC
protocol.
3.2 Sufficient condition and satisfying code fam-
ilies
The general flag t-FTEC condition can be difficult to
verify for a given code since it depends on precisely
which t-flag circuits are used. A sufficient (but not nec-
essary) condition that implies the flag t-FTEC condition
is as follows:
Sufficient flag t-FTEC condition:
Given a stabilizer code with distance d > 1, and S =
〈g1, g2, · · · , gr〉, we require that for all v = 0, 1, . . . t,
all choices Qt−v of 2(t− v) qubits, and all subsets of v
stabilizer generators {gi1 , . . . , giv} ⊂ {g1, · · · , gr}, there
is no logical operator l ∈ N(S) \ S such that
supp(l) ⊂ supp(gi1) ∪ · · · ∪ supp(giv ) ∪Qt−v, (7)
where N(S) is the normalizer of the stabilizer group.
If this condition holds, then the flag t-FTEC con-
dition is implied for any choice of t-flag circuits
{C(g1), C(g2), · · · , C(gr)}.
To prove this, we must show that it implies that none
of the sets appearing in the t-FTEC condition contain
elements that differ by a logical operator. Consider the
set
⋃t−m
j=0 Et−j(gi1 , · · · , gim)×Ej for some set of m stabi-
lizer generators {gi1 , · · · , gim} with 1 ≤ m ≤ t. An error
E from this set will have support in the union of the sup-
port of the m stabilizer generators {gi1 , · · · , gim}, along
with up to t−m other single qubits. Another error E′
from this set will have support in the union of support of
the same m stabilizer generators {gi1 , · · · , gim}, along
with up to t−m other potentially different single qubits.
If the sufficient condition holds, then supp(EE′) cannot
contain a logical operator.
The sufficient flag t-FTEC condition is straightfor-
ward to verify for a number of code families with a lot
of structure in their stabilizer generators and logical op-
erators. We briefly provide a few examples.
4One could also define update rules analogous to those for ndiff
and nsame when implementing Shor-EC which would only require
at most 12 (t
2 + 3t + 2) syndrome measurement repetitions as in
the flag t-FTEC protocol.
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Figure 8: The d = 5 rotated surface code. Qubits are rep-
resented by white circles, and X and Z stabilizer generators
are represented by red and green faces. As in the example,
any logical X operator has X operators acting on at least five
qubits, with at least one in each row of the lattice, involving an
even number in any green face. In this case, no two stabilizer
generators can have qubits in five rows, and therefore cannot
contain an X type logical operator. The argument is analogous
for logical Z operators.
Surface codes flag t-FTEC:
The rotated surface code [7, 33–35] family [[d2, 1, d]]
for all odd d = 2t + 1 (see Fig. 8) satisfies the flag t-
FTEC condition using any 4-flag circuits.
Firstly, by performing an exhaustive search, we veri-
fied that the circuit of Fig. 2b is a 4-flag circuit.
As a CSS code, we can restrict our attention to purely
X-type and Z-type logical operators. An X type logical
operator must have at least one qubit in each of the
2t+1 rows of the lattice shown. However, each stabilizer
only contains qubits in two different rows. Therefore,
with v stabilizer generators, at most 2v of the rows could
have support. With an additional 2(t − v) qubits, at
most 2t rows can be covered, which is fewer than the
number of rows, and therefore no logical X operator is
supported on the union of the support of v stabilizers
and 2(t−v) qubits. An analogous argument holds for Z-
type logical operators, therefore the sufficient t-FTEC
condition is satisfied.
Color codes flag t-FTEC:
Here we show that any distance d = (2t+ 1) self-dual
CSS code with at most weight-6 stabilizer generators
satisfies the flag t-FTEC condition using any 6-flag cir-
cuits (see Fig. 10a for an example). Examples include
the hexagonal color code [36] family [[(3d2 + 1)/4, 1, d]]
(see Fig. 6a).
As a self-dual CSS code, X and Z type stabilizer gen-
erators are identically supported and we can consider a
pure X-type logical operator without loss of generality.
Consider an X type logical operator l such that
supp(l) ⊂ supp(gi1) ∪ · · · ∪ supp(giv ) ∪Qt−v, (8)
for some set of v stabilizer generators {gi1 , . . . , giv} ⊂
{g1, · · · , gr} along with 2(t− v) other qubits Qt−v. Re-
stricted to the support of any of the v stabilizers gi, l|gi
must have weight 0, 2, 4, or 6 (otherwise it would anti-
commute with the corresponding Z type stabilizer). If
the restricted weight is 4 or 6, we can produce an equiv-
alent lower weight logical operator l′ = gil, which still
satisfies Eq. (8). Repeating this procedure until the
weight of the logical operator can no longer be reduced
yields a logical operator lmin which has weight either
0 or 2 when restricted to the support of any of the v
stabilizer generators. The total weight of lmin is then at
most 2v + 2(t− v) = 2t, which is less than the distance
of the code, giving a contradiction which therefore im-
plies that l could not have been a logical operator. An
analogous arguments holds for Z-type logical operators,
therefore the sufficient t-FTEC condition is satisfied.
This proof can be easily extended to show that any
distance d = (2t + 1) self-dual CSS code with at most
weight-2v stabilizer generators for some integer v sat-
isfies the flag t′-FTEC condition using any (v − 1)-flag
circuits, where t′ = t/bv/2c.
Quantum Reed-Muller codes flag 1-FTEC:
The [[n = 2m−1, k = 1, d = 3]] quantum Reed-Muller
code family for every integer m ≥ 3 satisfies the flag
1-FTEC condition using any 1-flag circuits for the stan-
dard choice of generators.
We use the following facts about the Quantum Reed-
Muller code family (see Appendix D and [37] for proofs
of these facts): (1) The code is CSS, allowing us to
restrict to pure X type and pure Z type logical oper-
ators, (2) all pure X or Z type logical operators have
odd support, (3) every X-type stabilizer generator has
the same support as some Z-type stabilizer generator,
and (4) every Z-type stabilizer generator is contained
within the support of an X type generator.
We only need to prove the sufficient condition for
v = 0, 1 in this case. For v = 0, no two qubits can
support a logical operator, as any logical operator has
weight at least three. For v = 1, assume the support
of an X-type stabilizer generator contains a logical op-
erator l. That logical operator l cannot be Z type or
it would anti-commute with the X-stabilizer due to its
odd support. However, by fact (3), there is a Z type
stabilizer with the same support as the X type sta-
bilizer, therefore implying l cannot be X type either.
Therefore, by contradiction we conclude that no logical
operator can be contained in the support of an X sta-
bilizer generator. Since every other stabilizer generator
is contained within the support of an X-type stabilizer
generator, a logical operator cannot be contained in the
Accepted in Quantum 2018-01-31, click title to verify 11
(a)
(b)
Figure 9: (a) A 1-flag circuit for measuring the stabilizer
Z8Z9Z10Z11Z12Z13Z14Z15 of the [[15, 7, 3]] Hamming code.
However a single fault on the fourth or fifth CNOT can lead
to the error Z12Z13Z14Z15 on the data which is a logical fault.
With the CNOT gates permuted as shown in (b), the [[15, 7, 3]]
satisfies the general flag 1-FTEC condition.
support of any stabilizer generator.
Note that the Hamming code family has a stabilizer
group which is a proper subgroup of that of the quantum
Reed-Muller codes described here. The X-type genera-
tors of each Hamming code are the same as for a quan-
tum Reed-Muller code, and the Hamming codes are
self-dual CSS codes. It is clear that the sufficient con-
dition cannot be applied to the Hamming code since it
has even-weight Z-type logical operators (which are sta-
bilizers for the quantum Reed-Muller code) supported
within the support of some stabilizer generators.
Codes which satisfy flag t-FTEC condition but
not the sufficient flag t-FTEC condition:
Note that there are codes which satisfy the general
flag t-FTEC condition but not the sufficient condition
presented in this section. An example of such a code
is the [[5, 1, 3]] code (see Table 7 for the codes stabilizer
generators and logical operators). Another example in-
cludes the Hamming codes as was explained in the dis-
cussion on quantum Reed-Muller codes. For instance,
consider the [[15, 7, 3]] Hamming code. Using the 1-flag
circuit shown in Fig. 9a, the [[15, 7, 3]] will not satisfy
the general flag 1-FTEC condition since a single fault
(a)
(b)
Figure 10: (a) Illustration of a w-flag circuit for measuring the
operator Z⊗w where w = 6 using the smallest number of flag
qubits. (b) Illustration of a 3-flag circuit for measuring Z⊗8
using the smallest number of flag qubits.
can lead to a logical error on the data. As was shown
in [23], by permuting the CNOT gates resulting in the
circuit illustrated in Fig. 9b, the flag 1-FTEC condition
is satisfied.
3.3 Circuits
In Section 3.2 we showed that the family of surface
codes, color codes with a hexagonal lattice and quantum
Reed-Muller codes satisfied a sufficient condition allow-
ing them to be used in the flag t-FTEC protocol. Along
with the general 1-flag circuit construction of Fig. 11a,
the 6-flag circuit for measuring Z⊗6 of Fig. 10a can be
used as t-flag circuits for all of the codes in Section 3.2.
Note that the circuit in Fig. 2b (which is a special case
of Fig. 11a when w = 4) is a 4-flag circuit which is used
for measuring Z⊗4.
Before describing general 1- and 2-flag circuit con-
structions, we give the following two definitions which
we will frequently use: Any CNOT that couples a data
qubit to the measurement qubit will be referred to
as CNOTdm and any CNOT coupling a measurement
qubit to a flag qubit will be referred to as CNOTfm. In
both cases the target qubit will always be the measure-
ment qubit.
1- and 2-flag circuits for weight w stabilizer
measurements:
We provide 1- and 2-flag circuit constructions for
measuring a weight-w stabilizer. The 1-flag circuit re-
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Figure 11: (a) General 1-flag circuit for measuring the stabi-
lizer Z⊗w. (b) Example of a 2-flag circuit for measuring Z⊗12
using our general 2-flag circuit construction. (c) An equivalent
circuit using fewer flag qubits by reusing a measured flag qubit
and reinitializing it in the |+〉 state for use in another pair of
CNOTfm gates.
quires a single flag qubit, and the 2-flag circuit requires
at most four flag qubits.
Without loss of generality, in proving that the circuit
constructions described below are 1- and 2-flag circuits,
we can assume that all faults occurred on CNOT gates.
This is because any set of v faults (including those at
idle, preparation or measurement locations) will have
the same output Pauli operator and flag measurement
results as some set of at most v faults on CNOT gates
(since every qubit is involved in at least one CNOT).
As was shown in Ref. [23], Fig. 11a illustrates a gen-
eral 1-flag circuit construction for measuring the stabi-
lizer Z⊗w which requires only two CNOTfm gates. To
see that the first construction is a 1-flag circuit, note
that an IZ error occurring on any CNOT will give rise
to a flag unless it occurs on the first or last CNOTdm
gates or the last CNOTfm gate. However, such a fault
on any of these three gates can give rise to an error
of weight at most one (after multiplying by the stabi-
lizer Z⊗w). One can also verify that if there are no
faults, the circuit in Fig. 11a implements a projective
measurement of Z⊗w without flagging. Following the
approach in [38], one simply needs to check that the
circuit preserves the stabilizer group generated by Z⊗w
and X on each ancilla prepared in the |+〉 state and
Z on each ancilla prepared in the |0〉 state. By using
pairs of CNOTfm gates, this construction satisfies the
requirement.
We now give a general 2-flag circuit construction for
measuring Z⊗w for arbitrary w (see Fig. 11b for an ex-
ample). The circuit consists of pairs of CNOTfm gates
each connected to a different flag qubit prepared in the
|+〉 state and measured in the X basis. The general
2-flag circuit construction involves the following place-
ment of w/2− 1 pairs of CNOTfm gates:
1. Place a CNOTfm pair between the first and second
last CNOTdm gates.
2. Place a CNOTfm pair between the second and last
CNOTdm gates.
3. After the second CNOTfm gate, place the first
CNOTfm gate of the remaining pairs after every
two CNOTdm gates. The second CNOTfm gate of
a pair is placed after every three CNOTdm gates.
As shown in Fig. 11c, it is possible to reuse some flag
qubits to measure multiple pairs of CNOTfm gates at
the cost of introducing extra time steps into the circuit.
For this reason, at most four flag qubits will be needed,
however, if w ≤ 8, then w/2−1 flag qubits are sufficient.
We now show that the above construction satisfies
the requirements of a 2-flag circuit. If one CNOT gate
fails, by an argument analogous to that used for the 1-
flag circuit, there will be a flag or an error of at most
weight-one on the data. If the first pair of CNOTfm
gates fail causing no flag qubits to flag, after multi-
plying the data qubits by Z⊗w, the resulting error Er
will have wt(Er) ≤ 2. For any other pair of CNOTfm
gates that fail causing an error of weight greater than
two on the data, by construction there will always be
another CNOTfm gate between the two that fail which
will propagate a Z error to a flag qubit causing it to flag.
Similarly, if pairs of CNOTdm gates fail resulting in the
data error Er with wt(Er) ≥ 2, by construction there
will always be an odd number of Z errors propagating
to a flag qubit due to the CNOTfm gates in between the
CNOTdm gates that failed causing a flag qubit to flag.
The same argument applies if a failure occurs between
a CNOTdm and CNOTfm gate.
Lastly, a proposed general w-flag circuit construction
for arbitrary w is provided in Appendix C.
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Use of flag information:
As seen in Figs. 10a, 10b, 11b and 11c, in general
t-flag circuits require more than one flag qubit. Apart
from their use in satisfying the t-flag circuit properties,
the extra flag qubits could be used to reduce the size
of the flag error sets (defined in Definition 9) when ver-
ifying the Flag t-FTEC condition of Section 3. To do
so, we first define f , where f is a bit string of length u
(here u is the number of flag qubits) with fi = 1 if the
i’th flag qubit flagged and 0 otherwise. In this case, the
correction set of Eq. (5) can be modified to include flag
information as follows:
E˜mt (gi1 , · · · , gik , s, fi1 , · · · , fik) =
{E ∈ Em(gi1 , · · · , gik , fi1 , · · · , fik)× Et−m
such that s(E) = s}
{Emin(s)} if above set empty.,
(9)
where Em(gi1 , · · · , gik , fi1 , · · · , fik) is the new flag error
set containing only errors caused by precisely m faults
spread amongst the circuits C(gi1), C(gi2), · · · , C(gik)
which each gave rise to the flag outcomes fi1 , · · · , fik .
Hence only errors which result from the measured flag
outcome would be stored in the correction set. With
enough flag qubits, this could potentially broaden the
family of codes which satisfy the Flag t-FTEC condi-
tion.
4 Circuit level noise analysis
The purpose of this section is to demonstrate explic-
itly the flag 2-FTEC protocol, and to identify param-
eter regimes in which flag FTEC presented both here
and in other works offers advantages over other exist-
ing FTEC schemes. In Section 4.1 we analyze the log-
ical failure rates of the [[19, 1, 5]] color code and com-
pute it’s pseudo-threshold for the three choices of p˜.
In Section 4.2 we compare logical failure rates of sev-
eral fault-tolerant error correction schemes applied to
distance-three and distance-five stabilizer codes. The
stabilizers for all of the studied codes are given in Ta-
ble 7. Logical failure rates are computed using the full
circuit level noise model and simulation methods de-
scribed in Section 1.2.
4.1 Numerical analysis of the [[19, 1, 5]] color
code
The full circuit-level noise analysis of the flag 2-FTEC
protocol applied to the [[19, 1, 5]] color code was per-
formed using the stabilizer measurement circuits of
Figs. 2b and 7a.
three-qubit flag EC pseudo-threshold
[[19, 1, 5]] and p˜ = p ppseudo = (1.14± 0.02)× 10−5
[[19, 1, 5]] and p˜ = p10 ppseudo = (6.70± 0.07)× 10−5
[[19, 1, 5]] and p˜ = p100 ppseudo = (7.74± 0.16)× 10−5
Table 2: Table containing pseudo-threshold values for the flag
2-FTEC protocol applied to the [[19, 1, 5]] color code for p˜ = p,
p˜ = p/10 and p˜ = p/100.
Figure 12: Logical failure rates of the [[19, 1, 5]] color code af-
ter implementing the flag 2-FTEC protocol presented in Sec-
tion 2.2 for the three noise models described in Section 1.2.
The dashed curves represent the lines p˜ = p, p˜ = p/10 and
p˜ = p/100. The crossing point between p˜ and the curve corre-
sponding to p([[19,1,5]])L (p˜) in Eq. (3) gives the pseudo-threshold.
In the weight-six stabilizer measurement circuit of
Fig. 7a, there are 10 CNOT gates, three measurement
and state-preparation locations, and 230 resting qubit
locations. When measuring all stabilizer generators us-
ing non-flag circuits, there are 42 CNOT and 42 XNOT
gates, 18 measurement and state-preparation locations,
and 2196 resting qubit locations. Consequently, we ex-
pect the error suppression capabilities of the flag EC
scheme to depend strongly on the number of idle qubit
locations.
Pseudo-thresholds of the [[19, 1, 5]] code were obtained
using the methods of Section 1.2. Recall that for ex-
tending the lifetime of a qubit (when idle qubit locations
fail with probability p˜), the probability of failure after
implementing an FTEC protocol should be smaller than
p˜. We calculated the pseudo-threshold using Eq. (3) for
the three cases were idle qubits failed with probability
p˜ = p, p˜ = p/10 and p˜ = p/100. The results are shown
in Table 2.
The logical failure rates for the three noise models are
shown in Fig. 12. It can be seen that when the prob-
ability of error on a resting qubit decreases from p to
p/10, the pseudo-threshold improves by nearly a factor
of six showing the strong dependence of the scheme on
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the probability of failure of idle qubits.
4.2 Comparison of flag 1- and 2-FTEC with
other FTEC schemes
The most promising schemes for testing fault-tolerance
in near term quantum devices are those which achieve
high pseudo-thresholds while maintaining a low qubit
overhead. The flag FTEC protocol presented in this
paper uses fewer qubits compared to other well known
fault-tolerance schemes but typically has increased cir-
cuit depth. In this section we apply the flag FTEC
protocol of Sections 2.1 and 2.2 to the [[5, 1, 3]], [[7, 1, 3]]
and [[19, 1, 5]] codes. We compare logical failure rates for
three values of p˜ with Steane error correction applied to
the [[7, 1, 3]] and [[19, 1, 5]] codes and with the d = 3 and
d = 5 rotated surface code. More details on Steane
error correction and surface codes are provided in Ap-
pendices E and F. Note that recent work by Goto has
provided optimizations to prepare Steane ancillas [39].
However, our numerical results for Steane-EC were pro-
duced using the methods presented in Appendix E.
Results of the logical failure rates for p˜ = p, p˜ = p/10
and p˜ = p/100 are shown in Fig. 13. Various pseudo-
thresholds and required time-steps for the considered
fault-tolerant error correction methods are given in Ta-
bles 3 and 4.
The circuits for measuring the stabilizers of the 5-
qubit code were similar to the ones used in Fig. 2b (for
an X Pauli replace the CNOT by an XNOT). For flag-
FTEC methods, it can be seen that the [[5, 1, 3]] code
always achieves lower logical failure rates compared to
the [[7, 1, 3]] code. However, when p˜ = p, both the d = 3
surface code as well as Steane-EC achieves lower logical
failure rates (with Steane-EC achieving the best perfor-
mance). For p˜ = p/10, flag-EC applied to the [[5, 1, 3]]
code achieves nearly identical logical failure rates com-
pared to the d = 3 surface code. For p˜ = p/100, flag
1-FTEC applied to the [[5, 1, 3]] code achieves lower log-
ical failure rates than the d = 3 surface code but still
has higher logical failure rates compared to Steane-EC.
We also note that the pseudo-threshold increases
when p˜ goes from p to p/10 for both the [[5, 1, 3]] and
[[7, 1, 3]] codes when implemented using the flag 1-FTEC
protocol. This is primarily due to the large circuit depth
in flag-EC protocols since idle qubits locations signifi-
cantly outnumber other gate locations. For the surface
code, the opposite behaviour is observed. As was shown
in [9], CNOT gate failures have the largest impact on
the pseudo-threshold of the surface code. Thus, when
idle qubits have lower failure probability, lower physical
error rates will be required in order to achieve better
logical failure rates. For instance, if idle qubits never
failed, then performing error correction would be guar-
anteed to increase the probability of failure due to the
non-zero failure probability of other types of locations
(CNOT, measurements and state-preparation). Lastly,
the pseudo-threshold for Steane-EC also decreases with
lower idle qubit failure rates, but the change in pseudo-
threshold is not as large as the surface code. This is
primarily due to the fact that all CNOT gates are ap-
plied transversally in Steane-EC, so that the pseudo-
threshold is not as sensitive to CNOT errors compared
to the surface code. Furthermore, most high-weight
errors arising during the state-preparation of the log-
ical ancilla’s will be detected (see Appendix E). Hence,
idle qubit errors play a larger role than in the surface
code, but Steane-EC has fewer idle qubit locations com-
pared to flag-EC (see Table 3 for the circuit depths of
all schemes).
Although Steane-EC achieves the lowest logical fail-
ure rates compared to the other fault-tolerant error cor-
rection schemes, it requires a minimum of 35 qubits
(more details are provided in Appendix E). In contrast,
the d = 3 surface code requires 17 qubits, and flag
1-FTEC applied to the [[5, 1, 3]] code requires only 7
qubits. Therefore, if the probability of idle qubit er-
rors is much lower than gate, state preparation and
measurement errors, flag-FTEC methods could be good
candidates for early fault-tolerant experiments.
It is important to keep in mind that for the flag 1-
FTEC protocol applied to the distance-three codes con-
sidered in this section, the same ancilla qubits are used
to measure all stabilizers. A more parallelized version
of flag-FTEC applied to the [[7, 1, 3]] code using four an-
cilla qubits instead of two is considered in Appendix G.
In computing the number of time steps required by
the flag t-FTEC protocols, a lower bound is given in the
case where there are no flags and the same syndrome is
repeated t+1 times. In Section 3 it was shown that the
full syndrome measurement for flag-FTEC is repeated
at most 12 (t2 + 3t+ 2) times where t = b(d− 1)/2c. An
upper bound on the total number of required time steps
is thus obtained from a worst case scenario where syn-
drome measurements are repeated 12 (t2 + 3t+ 2) times.
For distance-five codes, the first thing to notice from
Fig. 13 is that the slopes of the logical failure rate
curves of flag-EC applied to the [[19, 1, 5]] code and
d = 5 surface code are different from the slopes of
Steane-EC applied to the [[19, 1, 5]] code. In particu-
lar, pL = cp3 +O(p4) for flag-EC and the surface code
whereas pL = c1p2 + c2p3 + O(p4) for Steane-EC (c,
c1 and c2 are constants that depend on the code and
FTEC method). The reason that Steane-EC has non-
zero O(p2) contributions to the logical failure rates is
that there are instances where errors occurring at two
different locations can lead to a logical fault. Conse-
quently, the Steane-EC method that was used is not
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(a)
(b)
(c)
(d)
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(f)
Figure 13: Logical failure rates for various fault-tolerant error correction methods applied to the [[5, 1, 3]] code, [[7, 1, 3]] Steane
code and the [[19, 1, 5]] color code. The dashed curves correspond to the lines p˜ = p, p˜ = p/10 and p˜ = p/100. In (a), (c) and (e),
the flag 1-FTEC protocol is applied to the [[5, 1, 3]] and Steane code and the results are compared with the d = 3 surface code and
Steane error correction applied to the Steane code. In (b), (d) and (f), the flag 2-FTEC protocol is applied to the [[19, 1, 5]] color
code, and the results are compared with the d = 5 surface code and Steane error correction applied to the [[19, 1, 5]] color code.
These numerical results suggest the following fault-tolerant experiments of the schemes we consider for extending the fidelity of
a qubit. (1) If 7 ≤ n ≤ 16, only the 5 and 7 qubit codes with flag 1-FTEC are accessible. However, the performance is much
worse than higher qubit alternatives unless p˜/p is small. (2) For 17 ≤ n ≤ 34, the d = 3 surface code seems most promising,
unless p˜/p is small, in which case flag 2-FTEC with the 19-qubit code should be better. (3) For 35 ≤ n ≤ 48, Steane EC applied
to distance-three codes is better than all other approaches studied, except for very low p where flag 2-FTEC should be better due
to ability to correct two rather than just one fault. (4) For n ≥ 49, the d=5 surface code is expected to perform better than the
other alternatives below pseudo-threshold.
FTEC scheme Noise model Number of qubits Time steps (Ttime) Pseudo-threshold
Flag-EC [[5, 1, 3]] p˜ = p 7 64 ≤ Ttime ≤ 88 ppseudo = (7.09± 0.03)× 10−5
Flag-EC [[7, 1, 3]] 9 72 ≤ Ttime ≤ 108 ppseudo = (3.39± 0.10)× 10−5
d = 3 Surface code 17 ≥ 18 ppseudo = (3.29± 0.16)× 10−4
Steane-EC [[7, 1, 3]] ≥ 35 15 ppseudo = (6.29± 0.13)× 10−4
Flag-EC [[5, 1, 3]] p˜ = p/10 7 64 ≤ Ttime ≤ 88 ppseudo = (1.11± 0.02)× 10−4
Flag-EC [[7, 1, 3]] 9 72 ≤ Ttime ≤ 108 ppseudo = (8.68± 0.15)× 10−5
d = 3 Surface code 17 ≥ 18 ppseudo = (1.04± 0.02)× 10−4
Steane-EC [[7, 1, 3]] ≥ 35 15 ppseudo = (3.08± 0.01)× 10−4
Flag-EC [[5, 1, 3]] p˜ = p/100 7 64 ≤ Ttime ≤ 88 ppseudo = (2.32± 0.03)× 10−5
Flag-EC [[7, 1, 3]] 9 72 ≤ Ttime ≤ 108 ppseudo = (1.41± 0.05)× 10−5
d = 3 Surface code 17 ≥ 18 ppseudo = (1.37± 0.03)× 10−5
Steane-EC [[7, 1, 3]] ≥ 35 15 ppseudo = (3.84± 0.01)× 10−5
Table 3: Distance-three pseudo-threshold results for various FTEC protocols and noise models applied to the [[5, 1, 3]], [[7, 1, 3]] and
d = 3 rotated surface code. We also include the number of time steps required to implement the protocols.
strictly fault-tolerant according to Definition 3. In Ap- pendix E, more details on the fault tolerant properties
Accepted in Quantum 2018-01-31, click title to verify 16
FTEC scheme Noise model Number of qubits Time steps (Ttime) Pseudo-threshold
Flag-EC [[19, 1, 5]] p˜ = p 22 504 ≤ Ttime ≤ 960 ppseudo = (1.14± 0.02)× 10−5
d = 5 Surface code 49 ≥ 18 ppseudo = (9.41± 0.17)× 10−4
Steane-EC [[19, 1, 5]] ≥ 95 15 ppseudo = (1.18± 0.02)× 10−3
Flag-EC [[19, 1, 5]] p˜ = p/10 22 504 ≤ Ttime ≤ 960 ppseudo = (6.70± 0.07)× 10−5
d = 5 Surface code 49 ≥ 18 ppseudo = (7.38± 0.22)× 10−4
Steane-EC [[19, 1, 5]] ≥ 95 15 ppseudo = (4.42± 0.27)× 10−4
Flag-EC [[19, 1, 5]] p˜ = p/100 22 504 ≤ Ttime ≤ 960 ppseudo = (7.74± 0.16)× 10−5
d = 5 Surface code 49 ≥ 18 ppseudo = (2.63± 0.18)× 10−4
Steane-EC [[19, 1, 5]] ≥ 95 15 ppseudo = (5.60± 0.43)× 10−5
Table 4: Distance-five pseudo-threshold results for various FTEC protocols and noise models applied to the [[19, 1, 5]] color code
and d = 5 rotated surface code. We also include the number of time steps required to implement the protocols.
of Steane-EC are provided and a fully fault-tolerant im-
plementation of Steane-EC is analyzed (at the cost of
using more qubits).
For d = 5, the surface code achieves significantly
lower logical failure rates compared to all other dis-
tance 5 schemes but uses 49 qubits instead of 22 for the
[[19, 1, 5]] code. Furthermore, due the differences in the
slopes of flag-2 FTEC protocol compared with Steane-
EC applied to the [[19, 1, 5]] code, there is a regime where
flag-2 FTEC achieves lower logical failure rates com-
pared to Steane-EC. For p˜ = p/100, it can be seen in
Fig. 13 that this regime occurs when p . 10−4. We
also note that the pseudo-threshold of flag-EC applied
to the [[19, 1, 5]] color code increases for all noise mod-
els whereas the pseudo-threshold decreases for the other
FTEC schemes. Again, this is due to the fact that flag-
EC has a larger circuit depth compared to the other
FTEC methods and is thus more sensitive to idle qubit
errors.
Comparing the flag 2-FTEC protocol (applied to the
[[19, 1, 5]] color code) to all the d = 3 schemes that were
considered in this section, due to the higher distance
of the 19-qubit code, there will always be a parame-
ter regime where the 19-qubit color code acheives lower
logical failure rates than both the d = 3 surface code
and Steane-EC applied to the [[7, 1, 3]] code. In the case
where p˜ = p/100 and with p . 1.5 × 10−4, using flag
error correction with only 22 qubits outperforms Steane
error correction (which uses a minimum of 35 qubits)
and the d = 3 rotated surface code (which uses 17
qubits).
Note the considerable number of time steps involved
in a round of flag-EC, particularly in the d = 5 case
(see Table 4). For many applications, this is a major
drawback, for example for quantum computation when
the time of an error correction round dictates the time
of a logical gate. However there are some cases in which
having a larger number of time-steps in an EC round
while holding the logical error rate fixed is advantageous
as it corresponds to a longer physical lifetime of the en-
coded information. Such schemes could be useful for
example in demonstrating that encoded logical quan-
tum information can be stored for longer time scales in
the lab using repeated rounds of FTEC.
5 Conclusion
Building on definitions and a new flag FTEC proto-
col applied to distance-three and -five codes presented
in Section 2, in Section 3.1 we presented a general
flag FTEC protocol, which we called flag t-FTEC,
and which is applicable to stabilizer codes of distance
d = 2t+ 1 that satisfy the flag t-FTEC condition. The
protocol makes use of flag ancilla qubits which signal
when v faults lead to errors of weight greater than v on
the data when performing stabilizer measurements. In
Sections 2.3 and 3.3 we gave explicit circuit construc-
tions, including those needed for distance 3 and 5 codes
measuring stabilizers of weight 4, 6 and 8. In Section 3.2
we gave a sufficient condition for codes to satisfy the
requirements for flag t-FTEC. Quantum Reed-Muller
codes, Surface codes and hexagonal lattice color codes
were shown to be families of codes that satisfy the suf-
ficient condition.
The flag t-FTEC protocol could be useful for fault-
tolerant experiments performed in near term quantum
devices since it tends to use fewer qubits than other
FTEC schemes such as Steane, Knill and Shor EC. In
Section 4.2 we provided numerical evidence that with
only 22 qubits, the flag 2-FTEC protocol applied to
the [[19, 1, 5]] color code can achieve lower logical failure
rates than other codes using similar numbers of qubits
such as the rotated distance-3 surface code and Steane-
EC applied to the Steane code.
A clear direction of future work would be to find op-
timal general constructions of t-flag circuits for stabiliz-
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ers of arbitrary weight that improve upon the general
construction given in Appendix C. Of particular inter-
est would be circuits using few flag qubits and CNOT
gates while minimizing the probability of false-positives
(i.e. when the circuit flags without a high-weight error
occurring). Finding other families of stabilizer codes
which satisfy the sufficient or more general condition
for flag t-FTEC would also be of great interest. One
could also envisage hybrid schemes combining flag EC
with other FTEC approaches.
Another direction of future research would be to find
general circuit constructions for simultaneously measur-
ing multiple stabilizers while minimizing the number of
required ancilla qubits. Further, we believe perform-
ing a rigorous numerical analysis to understand the im-
pact of more compact circuit constructions on the codes
threshold is of great interest.
Lastly, the decoding complexity (i.e. generating the
flag error set lookup tables) is limited by the decod-
ing complexity of the code. In some cases, for example
concatenated codes, it may be possible to exploit some
structure to generate the flag error sets more efficiently.
In the case of concatenated code, the decoding com-
plexity would be reduced to the decoding complexity of
the codes used at every level. Finding other scalable
constructions for efficient decoding schemes using flag
error correction remains an open problem.
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A Proof that the flag t-FTEC proto-
col satisfies the fault-tolerance criteria of
Definition 3
Consider the flag t-FTEC protocol described in Sec-
tion 3.1.
Claim 1. If the flag t-FTEC condition is satisfied, then
both fault-tolerance criteria of Definition 3 will be sat-
isfied.
Proof. First note that the protocol always terminates.
As was shown in the arguments leading to Eq. (6) pre-
sented in Section 3.1, the maximum number of syn-
drome measurement rounds is 12 (t2 + 3t+ 2).
To prove fault-tolerance, in what follows we assume
that there are at most t-faults during the protocol. Also,
we define a benign fault to be a fault that either leaves
all syndrome measurements in the protocol unchanged.
By repeating the syndrome measurement using t-flag
circuits, the following cases exhaust all possible errors
for the occurrence of at most t faults.
Case 1: The same syndrome is measured t−ndiff + 1
times in a row and there are no flags.
At any time during the protocol, if there are no flags,
there can be at most t− ndiff remaining faults that oc-
cur (since it is guaranteed that there were at least ndiff
faults). Therefore, if the same syndrome was measured
t − ndiff + 1 times in a row, at least one round (say
r) had to have been fault-free yielding the correct syn-
drome corresponding to the data qubit errors present
at that time. Applying Emin(s) will remove those er-
rors. Furthermore, since all syndrome measurements
are identical and there are no flags, there can be at
most t − ndiff errors which are introduced on the data
blocks from faults during the t − ndiff + 1 syndrome
measurement rounds (excluding round r). Since none
of the errors change the syndrome, after applying the
correction, the output state can differ from the input
codeword by an error of weight at most t− ndiff (if the
total number of faults and input errors was t). For in-
put states afflicted by an error of arbitrary weight, the
output state will differ from a valid codeword (but not
necessarily the input codeword) by an error of weight
at most t − ndiff. Thus both conditions of Definition 3
are satisfied.
Case 2: There are no flags and ndiff = t.
The only way that ndiff = t is if there were t-faults
that each changed the syndrome measurement outcome.
Further since there were no flags, an error E afflicting
the data qubits must satisfy wt(E) ≤ t. Thus repeating
the syndrome measurement using non-flag circuits will
correctly identify and remove the error in the case where
the number of input errors and faults is t or project
the system back to the code space (to a possibly differ
codeword) if there were t faults and the input state was
afflicted by an error of arbitrary weight .
Case 3: A set of t circuits {C(gi1), · · · , C(git)}
flagged.
Since t circuits {C(gi1), · · · , C(git)} flagged, then no
other faults can occur during the protocol. Hence, when
repeating the syndrome measurement using non-flag cir-
cuits, the measured syndrome will correspond to an er-
ror Er ∈ E˜tt(gi1 , · · · git , s). Since from the flag t-FTEC
condition all elements of E˜tt(gi1 , · · · git , s) are logically
equivalent, the product of errors resulting from the flag
circuits {C(gi1), · · · , C(git)} will be corrected.
Note that for an input error Ein of arbitrary weight
and since the final round must be error free, applying a
correction a correction from the set E˜tt(gi1 , · · · git , s) is
guaranteed to return the system to the codespace. Thus
both conditions of Definition 3 are satisfied.
Case 4: The m circuits {C(gi1), · · · , C(gim)} flagged
with 1 ≤ m < t, ndiff = t−m.
Here we can assume that at any point during the
protocol and after the j’th flag, the syndrome never
repeated more than t− j − ndiff times. Otherwise case
5 of the protocol would already have occurred.
As m circuits {C(gi1), · · · , C(gim)} have flagged and
ndiff = t − m, then there can be no more faults. The
final syndrome measurement using non-flag circuits will
yield a syndrome corresponding to an error in the set
E˜mt (gi1 , · · · gim , s) (and all elements are logically equiv-
alent from the flag t-FTEC condition). Applying a re-
covery operator chosen from this set will thus remove
the errors afflicting the data. If the input state differs
from a valid codeword by an error of arbitrary weight,
by definition of E˜mt (gi1 , · · · gim , s) the output state will
be a valid codeword.
Case 5: The m circuits {C(gi1), · · · , C(gim)} flagged
with 1 ≤ m < t, nsame = t−m− ndiff + 1.
Given that m circuits {C(gi1), · · · , C(gim)} flagged,
there are r remaining faults that don’t result in a
flag with ndiff ≤ r ≤ t − m. In this case, after the
m’th flag, the syndrome measurement was repeated
using t-flag circuits t − m − ndiff + 1 times in a row
and all syndromes were the same. It is thus guar-
anteed that at least one of the syndrome measure-
ments s was fault-free and correctly identified the er-
rors arising from the flags and errors causing the syn-
drome to change giving ndiff (along with some error E
which did not cause the circuits to flag with wt(E) ≤
t−m−ndiff). Consequently, if there are no errors on the
input state, the overall error on the data will be EEr
with Er ∈
⋃t−m−ndiff
j=0 E˜
t−j−ndiff
t (gi1 , · · · , gim , s). Since
all elements in
⋃t−m−ndiff
j=0 E˜
t−j−ndiff
t (gi1 , · · · , gim , s) are
logically equivalent from the flag t-FTEC condition, by
choosing a correction from this set, the output state can
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differ from the input codeword by an error of at most
weight t−m− ndiff.
If there is an input error of arbitrary weight, then
again one of the t − m − ndiff + 1 rounds will have
the correct syndrome s. The actual state of the data
qubits after the protocol can differ from the state which
had the correct syndrome by an error of weight at most
t − m − ndiff. Therefore applying any correction with
syndrome s will return the system to the code space up
to an error of weight at most t−m− ndiff.
B Fault-tolerant state preparation and
measurement using flag t-FTEC
In this section we show how to fault-tolerantly prepare a
logical |0〉 state and how to perform fault-tolerant mea-
surements for codes that satisfy the flag t-FTEC condi-
tion of Section 3. Note that there are several methods
that can be used for doing so. Here we follow a proce-
dure similar to that shown in [32] when performing Shor
EC. However, compared to Shor EC, the flag t-FTEC
protocol requires fewer qubits. Furthermore, postselec-
tion is not necessary.
Consider an n-qubit stabilizer code C with stabilizer
group S = 〈g1, · · · , gn−k〉 that can correct up to t errors.
Notice that the encoded |0〉 state is a +1 eigenstate of
the logical Z operator and all of the codes stabilizer gen-
erators. For k encoded qubits, |0〉 would be +1 eigen-
state of {Z1, · · ·Zk} and all of the codes stabilizers. For
notational simplicity, in what follows we assume k = 1.
The state |0〉 is a stabilizer state completely specified
by the full stabilizer generators of S and Z. We can
think of S ′ = 〈g1, · · · gn−1, Z〉 as a stabilizer code with
zero encoded qubits and a 20 = 1 dimensional Hilbert
space. Thus any state which is a +1 eigenstate of all
operators in S ′ will correspond to the encoded |0〉 state.
Now, suppose we prepare |0〉in using a non-fault-
tolerant encoding and perform a round of flag t-FTEC
using the extended stabilizers 〈g1, · · · gn−1, Z〉. Then
by the second criteria of Definition 3, the output state
|0〉out is guaranteed to be a valid codeword with at most
t single-qubit errors. But for the extended stabilizers
〈g1, · · · gn−1, Z〉 there is only one valid codeword which
corresponds to the encoded |0〉 state. In fact, by the
second criteria of Definition 3, any n-qubit input state
prepared using non-fault-tolerant circuits is guaranteed
to be an encoded |0〉 state if there are no more than t
faults in the EC round.
We point out that the flag t-FTEC condition of Sec-
tion 3.1 is trivially satisfied for S ′ since the codes logi-
cal operators are now stabilizers. In other words, if two
errors belong to the set E˜mt (gi1 , · · · , gik , s), then their
product will always be a stabilizer. Therefore, the flag
t-FTEC protocol can always be applied for the code S ′.
To summarize, the encoded |0〉 state can be prepared
by first preparing any n-qubit state using non-fault-
tolerant circuits followed by applying a round of flag
t-FTEC using the extended stabilizers 〈g1, · · · gn−1, Z〉.
This guarantees that the output state will be the en-
coded |0〉 state with at most t single-qubit errors.
Now suppose we want to measure the eigenvalue of
a logical operator P where P is a Pauli. If C is a
CSS code and the logical operator being measured is
X or Z, one could measure the eigenvalue by perform-
ing the measurement transversally. So suppose C is not
a CSS code. From [32] we require that performing a
measurement with s faults on an input state with r er-
rors (r + s ≤ t) is equivalent to correcting the r errors
and performing the measurement perfectly. The proto-
col for fault-tolerantly measuring the eigenvalue of P is
described as follows:
1. Perform flag t-FTEC.
2. Use a t-flag circuit to measure the eigenvalue of P .
3. Repeat steps 1 and 2 2t + 1 times and take the
majority of the eigenvalue of P .
Step 1 is used to remove input errors to the mea-
surement procedure. However during error correction,
a fault can occur which could cause a new error on
the data. Thus by repeating the measurement with-
out performing error correction, the wrong state would
be measured each time if there were no more faults.
But repeating the syndrome 2t + 1 times, it is guaran-
teed that at least t + 1 of the syndrome measurements
had no faults and that the correct eigenvalue of P was
measured. Thus taking the majority of the measured
eigenvalues will give the correct answer.
Note that during the fault-tolerant measurement pro-
cedure, if there is a flag either during the error correc-
tion round or during the measurement of P , when error
correction is performed one corrects based on the pos-
sible set of errors resulting from the flag.
C Candidate general w-flag circuit con-
struction
In this section we provide a candidate general w-flag
circuit construction for measuring the stabilizer Z⊗w.
Although we do not provide a rigorous proof that our
construction results in a w-flag circuit, we give several
arguments as evidence that it satisfies all the criteria of
a w-flag circuit. An illustration of the circuit construc-
tion (for w = 12) is given in Fig. 14 and the description
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Figure 14: Illustration of the general w-flag circuit construction for w = 12. In general, the circuit requires w − 1 flag qubits and
is implemented using 7w − 8 time steps. The circuit consists of two families of CNOTfm gates. For the first family, with the first
set of CNOTfm gates located before the first CNOTdm gate, the partnering CNOTfm gates are divided into three sets s1, s2 and
s3 which are enclosed in the green, red and blue dashed boxes. In general, s1 and s3 both contain (w − 4)/2 CNOTfm gates. In
s1, the j’th control qubit is at position w + 2(j + 1) and in s3 it is at position w + 2j + 1 with j ∈ {1, 2, · · · , (w − 4)/2} In s2,
the control qubits are always located at the w + 2’th and 2w − 1’th qubits. Lastly, note that qubits are reused for implementing
the second family of CNOTfm gates. The partnering CNOTfm gates are located in between the w − 1 and w’th CNOTdm gates
following an identical pattern as in s1, s2 and s3 (in s1 and s3 the CNOT’s are implemented in reverse order).
for how the circuit is constructed for arbitrary w is pro-
vided in the caption.
In what follows, we can restrict our attention to the
case in which all v faults occur on CNOT gates in the
circuit. The effect on the measurement outcomes and
data qubits due to a set of v faults that include faults at
idle and measurement locations can always occur due to
at most v faults at CNOT locations only (as every qubit
is involved in at least one CNOT). Moreover, we can
assume that for CNOTfm gates, the faults belong to the
set {IZ, ZI, ZZ} since X errors would never propagate
to the data or affect the measurement outcome of a flag
qubit. For CNOTdm gates, we can assume that faults
belong to the set {XZ,XI}. We only consider Z errors
on the target qubit of a CNOTdm for the same reason
that was given for CNOTfm gates. For the control qubit,
an X errors guarantees that the weight of the data qubit
error increases even after the application of a satbilizer
(since we are measuring Z⊗w).
We will use the following useful terminology: we say
that a single-qubit Pauli at a time step in the circuit
propagates to a qubit at a particular time-step if it
would do so in the fault-free circuit. Given a single-
qubit Pauli at a time step in the circuit, we say that
another qubit is affected by the Pauli if it propagates
to that qubit in any time step.
We now provide arguments for why the circuit is a w-
flag circuit. First, note that every CNOTfm gate comes
as part of a pair with the measurement qubit being the
target qubit. This ensures that when the circuit is fault-
free, it implements a projective measurement of Z⊗w
without flagging. Next, notice that apart from the last
two CNOTdm gates, each CNOTdm gate is followed by
two CNOTfm gates, one with its partnering CNOTfm
located before the first CNOTdm and the other partner
is located in between the last two CNOTdm gates. Thus
if there is a single Z error on the measurement qubit
which propagates to any of the data qubits, the circuit
will flag.
In all circuits considered in this section, s0 will cor-
respond to the sequence of CNOTfm gates that come
before the first CNOTdm gate. First consider the
shorter circuit construction using only the first fam-
ily of CNOTfm gates from the construction in Fig. 14
(see the example in Fig. 15). We can separate the
set of all locations into subsets including two CNOTfm
gates and one CNOTdm gate as shown in Fig. 16 (apart
from the last CNOTdm). This circuit segment can in-
crease the weight of the data error by at most one.
There are four cases with inputs on the measurement
qubit before the first CNOTfm and CNOTdm being
{(I, I), (I, Z), (Z, I), (Z,Z)}. Note that if the following
property held for each segment, then the circuit would
be w-flag: for all inputs to the segment, if the weight
of the data error increases and there are no faults in
the segment, the segment flags. Unfortunately, for the
input (Z,Z), this is not the case. Both input Z must
come from at least two faults.
Note that if v faults results in a data qubit error of
weight greater than v without causing the circuit in
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Figure 15: Example of five faults that lead to an error of weight
six on the data without causing a flag when only the first family
of CNOTfm gates are used in the construction of Fig. 14 (here
w = 10). Errors arising from faults are shown in blue and the
resulting errors after propagating through the CNOT gates are
shown in red.
Fig. 15 to flag, there must be either an IZ fault followed
by no fault in a consecutive pair of CNOTfm gates be-
longing to s0 or a ZZ fault followed by two CNOTfm
gates that don’t fail in s0.
Moreover, a poor choice of ordering of the CNOTfm
gates in s1, s2 and s3 can result in four faults caus-
ing a weight w2 + 1 error on the data without caus-
ing the circuit to flag. Therefore, the ordering of the
CNOTfm gates in the sets s1, s2 and s3 is chosen such
that most Z errors in s0 that first propagate to flag
qubits connected to gates in s1, will then propagate to
flag qubits in s3 and vice-versa. Typically, if a Z error
propagates through multiple CNOTdm gates in s1, then
unless CNOTfm gates in s3 fail, the flag qubits affected
by the Z error would flag. Furthermore, the total num-
ber of required failures for gates in s3 to cancel the Z
errors will typically be equal to the number of times the
Z error propagated to the data.
There are however cases which don’t flag in which v
faults in the circuit construction presented in Fig. 15
lead to more than v errors on the data qubit, such as
the example given in the figure. All such problematic
cases that we found had a Z error on the target qubit in
one of the last few CNOTfm gates in s0, followed by a Z
error on the target qubit in one of the first few CNOTdm
gates in s1. Then further Z errors occur throughout the
remainder of the circuit which propagate to the data
while preventing the flag qubits affected by the previous
errors from flagging. Further, a Z error on the control
qubit of the second CNOTfm in s2 cancels the Z which
propagates to the flag qubit coupled to that CNOTfm
Figure 16: Illustration of a pair of CNOTfm gates as well as
a segment of CNOTdm followed by CNOTfm gate. The first
CNOTfm gate belongs to the sequence of CNOTfm gates that
come before the first CNOTdm gate (see Fig. 14).
gate.
This particular problematic fault pattern would lead
to flags if it occurred within the full circuit construction
of Fig. 14 (if the additional locations of the larger cir-
cuit do not fail). As this was the only type of problem-
atic fault pattern that we found, one would hope that
all problematic fault patterns are rendered non prob-
lematic provided no additional locations fail. Since the
additional CNOTfm gates always occur immediately af-
ter one of the original CNOTfm gates (or after the last
CNOTfm gate), as far as the flag properties of the origi-
nal circuit are concerned, no new problematic fault pat-
terns are introduced.
We conclude this section by noting that our candidate
general w-flag circuit construction requires w − 1 flag
qubits and is implemented in 7w − 8 time steps. This
is clearly not optimal in general since for example, as
shown in Fig. 10a, a w-flag circuit was found (for w = 6)
which requires only three flag qubits instead of five and
the circuit is implemented in 14 time steps instead of 34.
It is thus still an open problem to find optimal w-flag
circuits for arbitrary w.
D Quantum Reed-Muller codes
In this section we first describe how to construct the
family of quantum Reed-Muller codes QRM(m) with
code parameters [[2m − 1, k = 1, d = 3]] following [37].
We then show that the family of QRM(m) codes satisfy
the sufficient flag 1-FTEC condition of Section 3.2.
Reed-Muller codes of order m (RM(1,m)) are defined
recursively from the following generator matrices: First,
RM(1, 1) has generator matrix
G1 =
(
1 1
0 1
)
, (10)
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and RM(1,m+ 1) has generator matrix
Gm+1 =
(
Gm Gm
0 1
)
, (11)
where 0 and 1 are vectors of zeros and ones in Eq. (11).
The dual of RM(1,m + 1) is given by the higher or-
der Reed-Muller code RM(m − 2,m). In general, the
generator matrices for higher-order Reed-Muller codes
RM(r,m) are given by
Hr,m+1 =
(
Hr,m Hr,m
0 Hr−1,m
)
. (12)
with
H2,1 = H1,1 =
(
1 1
0 1
)
, (13)
The X stabilizer generators of QRM(m) are derived
from shortened Reed-Muller codes where the first row
and column of Gm are deleted. We define the resulting
generator matrix as Gm. The Z stabilizer generators
are obtained by deleting the first row and column of
Hm−2,m. Similarly, we define the resulting generator
matrix as Hm−2,m.
As was shown in [37], rows(Gm) ⊂ rows(Hm−2,m)
and each row has weight 2m−1. Therefore, all the X-
type stabilizer generators of QRM(m) have correspond-
ing Z-type stabilizers. By construction, the remaining
rows of Hm−2,m will have weight 2m−2. Furthermore,
every weight 2m−2 row has support contained within
some weight 2m−1 row of the generator matrix Hm−2,m.
Therefore, every Z-type stabilizer generator has sup-
port within the support of an X generator.
E Implementation of Steane error cor-
rection
In this section we describe how to implement Steane
error correction and discuss its fault-tolerant properties.
We also provide a comparison of a version of Steane
error correction with flag 2-FTEC protocol described in
Section 2.2 applied to the [[19, 1, 5]] code.
Steane error correction is a fault-tolerant scheme that
applies to the Calderbank-Shor-Steane (CSS) family of
stabilizer codes [5]. In Steane error correction, the idea
is to use encoded |0〉 and |+〉 = (|0〉 + |1〉)/√2 ancilla
states to perform the syndrome extraction. The an-
cilla’s are encoded in the same error correcting code
that is used to protect the data. The X stabilizer gen-
erators are measured by preparing the encoded |0〉 state
and performing transversal CNOT gates between the
(a)
(b)
Figure 17: (a) Fault-tolerant Steane error correction circuit for
distance-three CSS codes. Each line represents an encoded
qubit. The circuit uses only two encoded |0〉 and |+〉 ancilla
states (encoded in the same error correcting code which pro-
tects the data) to ensure that faults in the preparation cir-
cuits of the ancilla’s don’t spread to the data block. (b)
Fault-tolerant Steane error correction circuit which can be used
for any distance-three CSS stabilizer code encoding the data.
There are a total of eight encoded ancilla qubits instead of
four. The dark bold lines represent resting qubits. Note that
the circuit in Fig. 17b could in some cases be used for higher
distance CSS codes with appropriately chosen circuits for |0〉
and |+〉 ancilla states (see [40]).
ancilla and the data, with the ancilla acting as the con-
trol qubits and the data acting as the target qubits.
After applying the transversal CNOT gates, the syn-
drome is obtained by measuring |0〉 transversally in the
X-basis. The code construction for CSS codes is what
guarantees that the correct syndrome is obtained after
applying a transversal measurement (see [32] for more
details).
Similarly, the Z-stabilizer generators are measured
by preparing the encoded |+〉, applying CNOT gates
transversally between the ancilla and the data with the
data acting as the control qubits and the ancilla’s acting
as the target qubits. The syndrome is then obtained by
measuring |+〉 transversally in the Z-basis.
The above protocol as stated is not sufficient in order
to be fault-tolerant. The reason is that in general the
circuits for preparing the encoded |0〉 and |+〉 are not
fault-tolerant in the sense that a single error can spread
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FTEC scheme Noise model Number of qubits Time steps (Ttime) Pseudo-threshold
Full Steane-EC p˜ = p ≥ 171 15 ppseudo = (3.50± 0.14)× 10−3
Full Steane-EC p˜ = p/100 ≥ 171 15 ppseudo = (1.05± 0.04)× 10−3
Flag-EC [[19, 1, 5]] p˜ = p 22 504 ≤ Ttime ≤ 960 ppseudo = (1.14± 0.02)× 10−5
Flag-EC [[19, 1, 5]] p˜ = p/100 22 504 ≤ Ttime ≤ 960 ppseudo = (7.74± 0.16)× 10−5
Table 5: Pseudo-threshold results for the Full Steane and flag 2-FTEC protocol applied to the [[19, 1, 5]] code. Since the Steane
error correction protocol is non-deterministic, the number of qubits will depend on how many times the encoded states are rejected.
For low error rates, the states are accepted with high probability so that the average number of qubits is ≈ 171. Our three qubit
flag error correction protocol requires at most six rounds of syndrome measurements, with each round using flag circuits requiring
168 time steps and the round using non-flag circuits requiring 120 time steps. However, for low noise rates, the average number
of time steps will be close to 504 (since at least three rounds are required for the protocol to be fault-tolerant).
(a)
(b)
Figure 18: Logical failure rate of the full fault-tolerant Steane
error correction approach of Fig. 17b and the flag 2-FTEC pro-
tocol of Section 2.2 applied to the [[19, 1, 5]] code. In (a) idle
qubits are chosen to fail with a total probability p˜ = p while
in (b) idle qubits fail with probability p˜ = p/100. The inter-
section between the dashed curve and solid lines represent the
pseudo-threshold of both error correction schemes.
to a multi-weight error which could then spread to the
data block when applying the transversal CNOT gates.
To make the protocol fault-tolerant, extra |0〉 and |+〉
ancilla states (which we call verifier qubits) are needed
to check for multi-weight errors at the output of the
ancilla states.
For the |0〉 ancilla, multiple X errors can spread to
the data if left unchecked. Therefore, another encoded
|0〉 ancilla is prepared and a transversal CNOT gate is
applied between the two states with the ancilla acting
as the control and the verifier state acting as target.
Anytime X errors are detected the state is rejected and
the error correction protocol start over. Further, if the
verifier qubit measures a −1 eigenvalue of the logical
Z operator, the ancilla qubit is also rejected. A sim-
ilar technique is used for verifying the |+〉 state (see
Fig. 17a).
For the [[7, 1, 3]] Steane code, an error E = ZiZj can
always be written as E = ZZk where Z is the logical
Z operator (this is not true for general CSS codes).
But |0〉 is a +1 eigenstate of Z. Therefore, we don’t
need to worry about Z errors of weight greater than
one occurring during the preparation of the |0〉 state.
In [28] it was shown that unlike for the [[7, 1, 3]] code,
for general CSS codes, the encoded ancilla states need to
be verified for both X and Z errors in order for Steane
error correction to satisfy the fault-tolerant properties
of Definition 3. We show the general distance-three
fault-tolerant scheme in Fig. 17b. Note that the circuit
in Fig. 17a will only satisfy the fault-tolerant criteria of
Definition 3 for perfect distance-three CSS codes (see
[28] for more details).
In Section 4.2 we computed logical failure rates for
Steane error correction applied to the [[19, 1, 5]] code
using the circuit of figure Fig. 17a in order to mini-
mize the number of physical qubits. However, since the
[[19, 1, 5]] code is not a perfect CSS code, only the circuit
in Fig. 17b satisfies all the criteria of Definition 3. This
explains why the leading order contributions to the log-
ical failure was of the form pL = c1p2 + c2p3 + O(p4)
instead of pL = cp3 + O(p4) (which would be the case
for a distance-5 code).
In Fig. 18 we applied Steane error correction using
the circuit of Fig. 17b to achieve the full error correct-
ing capabilities of the [[19, 1, 5]] code. We used methods
presented in [31, 40] in order to obtain the encoded |0〉
state (since the [[19, 1, 5]] code is self-dual, the |+〉 state
is obtain by interchanging all physical |0〉 and |+〉 states
and reversing the direction of the CNOT gates). Note
that not all |0〉 and |+〉 circuits had the same sequence
of CNOT gates. This was to ensure that a single fault
in two different preparation circuits, i.e. for |0〉 and for
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(a) (b)
Figure 19: (a) The d = 3 surface code, with data qubits rep-
resented by white circles. The X (Z) stabilizer generators are
measured with measurement ancillas (gray) in red (green) faces
(b) For perfectg measurements, the graph G2D used to correct
X type errors (here for d = 5) consists of a black node for
each Z-stabilizer, and a black edge for each data qubit in the
surface code. White boundary nodes and blue boundary edges
are added. Black and blue edges are given weight one and zero
respectively. In this example, a two qubit X error has occurred
causing three stabilizers to be violated (red nodes). A boundary
node is also highlighted and a minimum weight correction (red
edges) which terminates on highlighted nodes is found. The
algorithm succeeds as the error plus correction is a stabilizer.
|+〉, would not lead to uncorrectable X or Z errors that
would go undetected by the verifier ancillas and at the
same time propagate to the data block. The results are
compared with the flag 2-FTEC protocol of Section 2.2
applied to the [[19, 1, 5]] for the noise models where idle
qubits fail with probability p˜ = p and p˜ = p/100. In
both cases the logical failure rates have a leading or-
der p3 contribution (which is determined from finding
the best fit curve to the data). The pseudo-threshold
results are given in Table 5.
As can be seen, the full Steane-EC protocol using the
circuit of Fig. 17b achieves significantly lower logical
failure rates compared to Steane-EC using the circuit in
Fig. 17a at the cost of using a minimum of 171 qubits
compared to a minimum of 95 qubits. In contrast,
the flag 2-FTEC scheme of Section 2.2 has a pseudo-
threshold that is one to two orders of magnitude lower
than than the full Steane-EC scheme but requires only
22 qubits.
F Implementation of Surface code error
correction
We consider the rotated surface code [7–9, 33–35] as
shown in Fig. 19a, which has n = d2 data qubits for
distance d. Although we are concerned with error cor-
rection under the circuit level noise model described in
Section 1.2, it is useful to build intuition by first consid-
ering the idealized noise model in which stabilizer mea-
(a)
(b)
Figure 20: Circuits for measuring (a) Z-type, and (b) X-type
generators. Identity gates (black rectangles) are inserted in
the Z-type stabilizer measurement circuits to ensure that all
measurements are synchronized. Note that unlike in [9], to be
consistent with the other schemes in this paper, we assume
that we can prepare and measure in both the X and Z basis.
surements are perfect, and single qubit X errors occur
with probability 2p/3 (Z errors can be treated in the
same way). An X type error E occurs with probability
O(pwt(E)), and has syndrome s(E).
The minimum weight X-type correction can be found
efficiently for the surface code in terms of the graph
G2D shown in Fig. 19b. The graph G2D has a bulk
node (black circle) for each Z stabilizer generator, and
a bulk edge (black) for each data qubit. A bulk edge
coming from a bulk node corresponds to the edge’s data
qubit being in the support of the node’s stabilizer. The
graph also contains boundary nodes (white boxes) and
boundary edges (blue), which do not correspond to sta-
bilizers or data qubits. Each bulk and boundary edge
is assigned weight one and zero respectively. The min-
imum weight decoder is then implemented as follows.
After the error E is applied, the nodes corresponding to
unsatisfied stabilizers are highlighted. If an odd num-
ber of stabilizers was unsatisfied, one of the boundary
nodes is also highlighted. Highlighted nodes are then
efficiently paired together by the minimum weight con-
nections in the graph, by Edmonds’ algorithm [41, 42].
The correction C is applied to the edges in the connec-
tion. Note that any single O(p) fault in this noise model
corresponds to a weight one edge on the graph.
For circuit noise, we introduce a measurement qubit
for each stabilizer generator, as represented by gray cir-
cles in Fig. 19a, and circuits must be specified to imple-
ment the measurements, such as those in Fig. 20. The
performance of the code is sensitive to the choice of cir-
cuit [34], for example a poor choice could allow a single
fault to cause a logical failure for d = 3 for any choice
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(a) (b) (c)
(d) (e)
(f)
Figure 21: Examples of a single fault leading to diagonal edges
in G3D. Dark arrows represent the CNOT sequence. (a) An X
error occurs during the third time step in the CNOT gate acting
on the central data qubit. (b) During the fifth time step of this
round, the X error is detected by the Z type measurement
qubit to the top right. (c) The X error is not detected by the
bottom left Z type stabilizer until the following round. (d) An
XX error occurs on the third CNOT of an X measurement
circuit, which is detected by the Z measurement to the right.
(e) Detection by the left Z stabilizer does not occur until the
next round. (f) The corresponding edges in G3D, green for (a-
c), and blue for (d-e). Here we show two rounds of the graph
ignoring boundary edges.
of decoder.
To implement the decoder, first construct a new three
dimensional graph G3D by stacking d copies of the pla-
nar graph G2D that was shown in Fig. 19b, and adding
new bulk (boudnary) edges to connect bulk (boudnary)
nodes in neighboring layers. We also add additional di-
agonal edges such that any single O(p) fault in the mea-
surement circuits corresponds to a weight-one edge in
G3D (see Fig. 21). For simplicity, we do not involve fur-
ther possible optimizations such as setting edge weights
based on precise probabilities and including X-Z corre-
lations [14].
All simulations of the surface code are performed us-
ing the circuit noise model in Section 1.2, with the graph
G3D described above as follows (to correct X errors):
1. Data acquisition: Stabilizer outcomes are stored
over d rounds of noisy error correction, followed
by one round of perfect error correction. The net
error E applied over all d rounds is recorded.
2. Highlight nodes: Nodes in the graph G3D are high-
lighted if the corresponding Z-type stabilizer out-
come changes in two consecutive rounds. 5
3. Minimum weight matching: Find a minimal edge
set forming paths that terminate on highlighted
nodes. Highlight the edge set.
4. Vertical collapse: The highlighted edges in G3D are
mapped edges in the planar graph G2D, and are
then added modulo 2.
5. Correction: The X-type correction CX is applied
to highlighted edges in G2D.
The Z correction CZ is found analogously. Finally, if
the residual Pauli R = ECXCZ is a logical operator, we
say the protocol succeeded, otherwise we say it failed.
G Compact implementation of flag error
correction
Figure 22: Circuit for measuring the Z stabilizer generators of
the [[7, 1, 3]] code using one flag qubit and three measurement
qubits. The circuit is constructed such that any single fault at a
bad location leading to an error of weight greater than one will
cause the circuit to flag. Moreover, any error that occurs when
the circuit flags due to a single fault has a unique syndrome.
In [23], it was shown that by using extra ancilla qubits
in the flag-EC protocol, it is possible to measure multi-
ple stabilizer generators during one measurement cycle
which could reduce the circuit depth. Note that for the
Steane code, measuring the Z stabilizers using Fig. 2b
requires only one extra time step. In this section we
compare logical failure rates of the [[7, 1, 3]] code using
the flag-EC method of Section 2.1 which requires only
5For an odd number of highlighted vertices, highlight the
boundary vertex.
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FTEC scheme Noise model Number of qubits Time steps (Ttime) Pseudo-threshold
Flag-EC [[7, 1, 3]] p˜ = p 9 36 ≤ Ttime ≤ 108 ppseudo = (3.39± 0.10)× 10−5
Flag-EC [[7, 1, 3]] 11 34 ≤ Ttime ≤ 104 ppseudo = (2.97± 0.01)× 10−5
Table 6: Pseudo-thresholds and circuit depth for flag-EC protocols using two and four ancilla qubits applied to the [[7, 1, 3]] code.
The results are presented for the noise models where p˜ = p and p˜ = p/100.
[[5, 1, 3]] [[7, 1, 3]] [[19, 1, 5]] code [[17, 1, 5]] code
X1Z2Z3X4 Z4Z5Z6Z7 Z1Z2Z3Z4, X1X2X3X4 Z1Z2Z3Z4, X1X2X3X4
X2Z3Z4X5 Z2Z3Z6Z7 Z1Z3Z5Z7, X1X3X5X7 Z1Z3Z5Z6, X1X3X5X6
X1X3Z4Z5 Z1Z3Z5Z7 Z12Z13Z14Z15, X12X13X14X15 Z5Z6Z9Z10, X5X6Z9Z10
Z1X2X4Z5 X4X5X6X7 Z1Z2Z5Z6Z8Z9, X1X2X5X6X8X9 Z7Z8Z11Z12, X7X8X11X12
X2X3X6X7 Z6Z9Z16Z19, X6X9X16X19 Z9Z10Z13Z14, X9X10X13X14
X1X3X5X7 Z16Z17Z18Z19, X16X17X18X19 Z11Z12Z15Z16, X11X12X15X16
Z10Z11Z12Z15, X10X11X12X15 Z8Z12Z16Z17, X8X12X16X17
Z8Z9Z10Z11Z16Z17 Z3Z4Z6Z7Z10Z11Z14Z15
Z5Z7Z8Z11Z12Z13 X3X4X6X7X10X11X14X15
X5X7X8X11X12X13
X8X9X10X11X16X17
X = X⊗5,Z = Z⊗5 X = X⊗7,Z = Z⊗7 X = X⊗19,Z = Z⊗19 X = X⊗17,Z = Z⊗17
Table 7: Stabilizer generators for the 5-qubit code [43], d = 3 (Steane code) [44], d = 5 ([[19, 1, 5]] code) and d = 5 ([[17, 1, 5]]
code) family of color codes [36]. The last row illustrates representatives of the codes logical operators.
Figure 23: Logical failure rates of the flag 1-FTEC protocols
using two and four ancilla qubits applied to the [[7, 1, 3]] Steane
code.
two ancilla qubits and a flag-EC method which uses four
ancilla qubits but that can measure all Z stabilizer gen-
erators in one cycle (see Fig. 22). All X stabilizers are
measured in a separate cycle.
Logical failure rates for p˜ = p are shown in Fig. 23.
Pseudo-thresholds and the number of time steps re-
quired to implement the protocols are given in Table 6.
Note that measuring stabilizers using two ancilla’s re-
quires at most two extra time steps. Furthermore, the
extra ancilla’s for measuring multiple stabilizers result
in more idle qubit locations compared to using only two
ancilla qubits. With the added locations for errors to
be introduced, the flag error correction protocol using
only two ancilla’s achieves a higher pseudo-threshold
compared to the protocol using more ancilla’s. Thus
assuming that reinitializing qubits can be done with-
out introducing many errors into the system, FTEC us-
ing fewer qubits could achieve lower logical failure rates
compared to certain schemes using more qubits.
H Stabilizer generators of various codes.
In Table 7 we provide stabilizer generators for the
[[5, 1, 3]] code, [[7, 1, 3]] Steane code, [[19, 1, 5]] and
[[17, 1, 5]] color codes.
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